Piotr Dziurzanski
Orcid: 0000-0001-9542-652X
According to our database1,
Piotr Dziurzanski
authored at least 51 papers
between 2001 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
J. Netw. Comput. Appl., October, 2023
2021
Multi-Objective parameter-less population pyramid for solving industrial process planning problems.
Swarm Evol. Comput., 2021
Multi-objective parameter-less population pyramid in solving the real-world and theoretical problems.
Proceedings of the GECCO '21: Genetic and Evolutionary Computation Conference, 2021
2020
J. Comput. Sci., 2020
Empirical Analysis of 1-edit Degree Patches in Syntax-Based Automatic Program Repair.
Proceedings of the IEEE Congress on Evolutionary Computation, 2020
2019
CoRR, 2019
An XML-based Factory Description Language for Smart Manufacturing Plants in Industry 4.0.
CoRR, 2019
Proceedings of the International Workshop on Reconfigurable and Communication-centric Cyber-Physical Systems (ReCoCyPS 2019).
CoRR, 2019
Synthesizing Real-Time Schedulability Tests using Evolutionary Algorithms: A Proof of Concept.
Proceedings of the IEEE Real-Time Systems Symposium, 2019
Proceedings of the IEEE International Conference on Industrial Technology, 2019
Cloud-Based Integrated Process Planning and Scheduling Optimisation via Asynchronous Islands.
Proceedings of the Economics of Grids, Clouds, Systems, and Services, 2019
Cloud-based dynamic distributed optimisation of integrated process planning and scheduling in smart factories.
Proceedings of the Genetic and Evolutionary Computation Conference, 2019
Solving the Multi-objective Flexible Job-Shop Scheduling Problem with Alternative Recipes for a Chemical Production Process.
Proceedings of the Applications of Evolutionary Computation, 2019
2018
Feedback-Based Admission Control for Firm Real-Time Task Allocation with Dynamic Voltage and Frequency Scaling.
Comput., 2018
Proceedings of the 26th Euromicro International Conference on Parallel, 2018
Proceedings of the Genetic and Evolutionary Computation Conference, 2018
2017
EURASIP J. Embed. Syst., 2017
A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core Systems.
ACM Comput. Surv., 2017
Current mode detection in hard real-time automotive applications dedicated to many-core platforms.
Proceedings of the 12th International Symposium on Reconfigurable Communication-centric Systems-on-Chip, 2017
2016
2nd International Workshop on Dynamic Resource Allocation and Management in Embedded, High Performance and Cloud Computing (DREAMCloud 2016).
CoRR, 2016
Benchmarking, System Design and Case-studies for Multi-core based Embedded Automotive Systems.
CoRR, 2016
Value and Energy Aware Adaptive Resource Allocation of Soft Real-Time Jobs on Many-Core HPC Data Centers.
Proceedings of the 19th IEEE International Symposium on Real-Time Distributed Computing, 2016
Energy-Aware Resource Allocation in Multi-mode Automotive Applications with Hard Real-Time Constraints.
Proceedings of the 19th IEEE International Symposium on Real-Time Distributed Computing, 2016
Design space exploration for complex automotive applications: an engine control system case study.
Proceedings of the 2016 Workshop on Rapid Simulation and Performance Evaluation, 2016
Feedback-Based Admission Control for Hard Real-Time Task Allocation Under Dynamic Workload on Many-Core Systems.
Proceedings of the Architecture of Computing Systems - ARCS 2016, 2016
River Publishers Series in Information Science and Technology, River Publishers, ISBN: 978-8-7935-1908-4, 2016
2015
Proceedings of the 2015 International Conference on Embedded Computer Systems: Architectures, 2015
Proceedings of the 23rd International Conference on Real Time Networks and Systems, 2015
Market-inspired dynamic resource allocation in many-core high performance computing systems.
Proceedings of the 2015 International Conference on High Performance Computing & Simulation, 2015
Proceedings of the 7th IEEE International Conference on Cloud Computing Technology and Science, 2015
2014
Proceedings of the 9th International Symposium on Reconfigurable and Communication-Centric Systems-on-Chip, 2014
Proceedings of the International Conference on Systems, Signals and Image Processing, 2014
Proceedings of the International Conference on Systems, Signals and Image Processing, 2014
2013
Core Mapping into an Irregular Network on Chip - Features Extraction System for Automatic Speech Recognition Case Study.
Proceedings of the 21st Euromicro International Conference on Parallel, 2013
Proceedings of the 8th International Conference on Computer Recognition Systems CORES 2013, 2013
2011
Proceedings of the Parallel Computing Technologies - 11th International Conference, 2011
2009
Trans. Mass Data Anal. Images Signals, 2009
2008
Lossless and Near-Lossless Image Compression Scheme Utilizing Blending-Prediction-Based Approach.
Proceedings of the Computer Vision and Graphics, International Conference, 2008
Proceedings of the Computational Science, 2008
Proceedings of the Reconfigurable Computing: Architectures, 2008
2007
A lossless compression system realization utilizing phit-serial network-on-chip paradigm.
Proceedings of the 15th European Signal Processing Conference, 2007
2006
A System for Transforming an ANSI C Code with OpenMP Directives into a SystemC Description.
Proceedings of the 9th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2006), 2006
2004
J. Multiple Valued Log. Soft Comput., 2004
Proceedings of the Computational Science, 2004
2003
Proceedings of the Computational Science - ICCS 2003, 2003
2002
Linearity of World-Level Circuit Models: New Understanding.
Proceedings of the 11th IEEE/ACM International Workshop on Logic & Synthesis, 2002
The Word-Level Models for Efficient Computation of Multiple-Valued Functions. PART 1: LAR Based Model.
Proceedings of the 32nd IEEE International Symposium on Multiple-Valued Logic (ISMVL 2002), 2002
2001
Proceedings of the 31st IEEE International Symposium on Multiple-Valued Logic, 2001