Ramakrishna Upadrasta

Orcid: 0000-0002-5290-3266

Affiliations:
  • Indian Institute of Technology Hyderabad, Department of Computer Science & Engineering, India


According to our database1, Ramakrishna Upadrasta authored at least 25 papers between 2000 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
The Next 700 ML-Enabled Compiler Optimizations.
Proceedings of the 33rd ACM SIGPLAN International Conference on Compiler Construction, 2024

2023
BullsEye : Scalable and Accurate Approximation Framework for Cache Miss Calculation.
ACM Trans. Archit. Code Optim., March, 2023

VEXIR2Vec: An Architecture-Neutral Embedding Framework for Binary Similarity.
CoRR, 2023

RL4ReAl: Reinforcement Learning for Register Allocation.
Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction, 2023

2022
RL4ReAl: Reinforcement Learning for Register Allocation.
CoRR, 2022

FUSED-PAGERANK: Loop-Fusion based Approximate PageRank.
CoRR, 2022

Reinforcement Learning assisted Loop Distribution for Locality and Vectorization.
Proceedings of the Eighth IEEE/ACM Workshop on the LLVM Compiler Infrastructure in HPC, 2022

POSET-RL: Phase ordering for Optimizing Size and Execution Time using Reinforcement Learning.
Proceedings of the International IEEE Symposium on Performance Analysis of Systems and Software, 2022

Packet Processing Algorithm Identification using Program Embeddings.
Proceedings of the 6th Asia-Pacific Workshop on Networking, 2022

Advanced Construction Algorithms for SSA.
Proceedings of the SSA-based Compiler Design, 2022

2021
PolyDL: Polyhedral Optimizations for Creation of High-performance DL Primitives.
ACM Trans. Archit. Code Optim., 2021

AI Powered Compiler Techniques for DL Code Optimization.
CoRR, 2021

OpenMP aware MHP Analysis for Improved Static Data-Race Detection.
Proceedings of the 7th IEEE/ACM Workshop on the LLVM Compiler Infrastructure in HPC, 2021

2020
IR2VEC: LLVM IR Based Scalable Program Embeddings.
ACM Trans. Archit. Code Optim., 2020

LLOV: A Fast Static Data-Race Checker for OpenMP Programs.
ACM Trans. Archit. Code Optim., 2020

PolyScientist: Automatic Loop Transformations Combined with Microkernels for Optimization of Deep Learning Primitives.
CoRR, 2020

2019
IR2Vec: A Flow Analysis based Scalable Infrastructure for Program Encodings.
CoRR, 2019

Polyhedral Model Guided Automatic GPU Cache Exploitation Framework.
Proceedings of the 17th International Conference on High Performance Computing & Simulation, 2019

2018
P4LLVM: An LLVM Based P4 Compiler.
Proceedings of the 2018 IEEE 26th International Conference on Network Protocols, 2018

2013
Sub-Polyhedral Compilation using (Unit-)Two-Variables-Per-Inequality Polyhedra. (Compilation sous-polyédrique reposant sur des systèmes à deux variables par inégalité).
PhD thesis, 2013

Sub-polyhedral scheduling using (unit-)two-variable-per-inequality polyhedra.
Proceedings of the 40th Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, 2013

2012
Efficient liveness computation using merge sets and DJ-graphs.
ACM Trans. Archit. Code Optim., 2012

2005
A practical and fast iterative algorithm for phi-function computation using DJ graphs.
ACM Trans. Program. Lang. Syst., 2005

Combined ILP and Register Tiling: Analytical Model and Optimization Framework.
Proceedings of the Languages and Compilers for Parallel Computing, 2005

2000
Extending Graham-Glanville techniques for optimal code generation.
ACM Trans. Program. Lang. Syst., 2000


  Loading...