Rohit Sharma
Orcid: 0000-0002-7795-7551Affiliations:
- Indian Institute of Technology-Ropar, Department of Electrical Engineering, Rupnagar, India
- Pennsylvania State University, School of Electrical Engineering and Computer Science, PA, USA
- Jaypee University of Information Technology, Department of electronics and communication engineering, Waknaghat, India (PhD 2009)
According to our database1,
Rohit Sharma
authored at least 28 papers
between 2008 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
IEEE Access, 2025
2024
Design and Analysis of 3D Integrated Folded Ferro-Capacitive Crossbar Array (FC²A) for Brain-Inspired Computing System.
IEEE J. Emerg. Sel. Topics Circuits Syst., September, 2024
Modeling and Comparing the Impact of Resistive and Capacitive Crossbar Associated Parasitics of Neuromorphic Circuits.
Proceedings of the 31st International Conference on Mixed Design of Integrated Circuits and System , 2024
2023
Fast Multi-ANN Composite Models for Repeater Optimization in Presence of Parametric Uncertainty for on-Chip Hybrid Copper-Graphene Interconnects.
IEEE Access, 2023
2022
A Bilevel Multi-Fidelity Polynomial Chaos Approach for the Uncertainty Quantification of MWCNT Interconnect Networks With Variable Imperfect Contact Resistances.
IEEE Access, 2022
A Low-Overhead PUF Based Hardware Security Technique to Prevent Scan Chain Attacks for Industry-Standard DFT Architecture.
Proceedings of the 65th IEEE International Midwest Symposium on Circuits and Systems, 2022
2021
Analysis of Parasitics on CMOS based Memristor Crossbar Array for Neuromorphic Systems.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021
2019
Investigating the role of interconnect surface roughness towards the design of power-aware network on chip.
IET Comput. Digit. Tech., 2019
Implications of On-Chip Single-Source Clocking on High-Speed Serial Interfaces in Network SoC.
IEEE Des. Test, 2019
Modeling and Characterization of VBUS Power Discharge for Embedded Superspeed USB Host/Devices.
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019
2018
Analytical Modeling and Performance Benchmarking of On-Chip Interconnects with Rough Surfaces.
IEEE Trans. Multi Scale Comput. Syst., 2018
Analytical Model for Resistivity and Mean Free Path in On-Chip Interconnects with Rough Surfaces.
IEEE Trans. Emerg. Top. Comput., 2018
2014
Analytical Model for Inverter Design Using Floating Gate Graphene Field Effect Transistors.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014
2009
Proceedings of the UKSim'11, 2009
Proceedings of the UKSim'11, 2009
Asymptotic Analysis of Dynamic Algorithms Designed to Provide Parallel Communication among NoC in NiP using MIN.
Proceedings of the UKSim'11, 2009
Graphical User Interface for Linux Based Distributed File Storage System.
Proceedings of the 2009 International Conference on Software Engineering Research & Practice, 2009
An Intelligent Water Management and Distribution System.
Proceedings of the 2009 International Conference on Information & Knowledge Engineering, 2009
Single Tape Deterministic Turing Machine of Routing Algorithms Designed for Torus Network.
Proceedings of the 2009 International Conference on Foundations of Computer Science, 2009
A Single Tape Deterministic Turing Machine of Adaptive Deterministic Routing Algorithm Designed for Torus Network.
Proceedings of the 2009 International Conference on Foundations of Computer Science, 2009
Emergency Shutdown Procedure for Applications in Mass Rapid Transit System.
Proceedings of the 2009 International Conference on Embedded Systems & Applications, 2009
D-Torus Topology in Networks-on-Chip: A Perspective Study.
Proceedings of the 2009 International Conference on Embedded Systems & Applications, 2009
DELSIC: A Delay Simulator for Interconnect Circuits.
Proceedings of the 2009 International Conference on Computer Design, 2009
2008
CSMIN Revisited: Accurate Algorithms and Strategic Design Issues.
Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications, 2008
An Embedded Platform For GSM/CDMA Controlled Surveillance Robot.
Proceedings of the 2008 International Conference on Embedded Systems & Applications, 2008
Smart Wireless Temperature Data Logger.
Proceedings of the 2008 International Conference on Embedded Systems & Applications, 2008
Time-Domain Analysis of VLSI Interconnects Considering Oscillatory Inputs.
Proceedings of the 2008 International Conference on Computer Design, 2008