Ruiming Chen

According to our database1, Ruiming Chen authored at least 19 papers between 1993 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Transformer as Linear Expansion of Learngene.
Proceedings of the Thirty-Eighth AAAI Conference on Artificial Intelligence, 2024

2019
An Improved Low-Noise Processing Methodology Combined with PCL for Industry Inspection Based on Laser Line Scanner.
Sensors, 2019

2018
Machine Learning Methods for Track Classification in the AT-TPC.
CoRR, 2018

2016
On error rate performance of multi-cell massive MIMO systems with linear receivers.
Phys. Commun., 2016

2012
Performance analysis of ZF and MMSE receivers in uplink of MU-MIMO system.
Proceedings of the 2012 1st IEEE International Conference on Communications in China (ICCC), 2012

2008
Fast Estimation of Timing Yield Bounds for Process Variations.
IEEE Trans. Very Large Scale Integr. Syst., 2008

Static timing: Back to our roots.
Proceedings of the 13th Asia South Pacific Design Automation Conference, 2008

2007
An Effective Algorithm for Buffer Insertion in General Circuits Based on Network Flow.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2007

Timing budgeting under arbitrary process variations.
Proceedings of the 2007 International Conference on Computer-Aided Design, 2007

Fast Min-Cost Buffer Insertion under Process Variations.
Proceedings of the 44th Design Automation Conference, 2007

New Block-Based Statistical Timing Analysis Approaches Without Moment Matching.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

Fast Buffer Insertion for Yield Optimization Under Process Variations.
Proceedings of the 12th Conference on Asia South Pacific Design Automation, 2007

2006
An Efficient Data Structure for Maxplus Merge in Dynamic Programming.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006

Statistical timing verification for transparently latched circuits.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006

2005
Efficient algorithms for buffer insertion in general circuits based on network flow.
Proceedings of the 2005 International Conference on Computer-Aided Design, 2005

2004
A Flexible Data Structure for Efficient Buffer Insertion.
Proceedings of the 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), 2004

Clock schedule verification under process variations.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004

Timing macro-modeling of IP blocks with crosstalk.
Proceedings of the 2004 International Conference on Computer-Aided Design, 2004

1993
Nonlinear estimation of scene parameters from digital images using zero-hit-length statistics.
IEEE Trans. Geosci. Remote. Sens., 1993


  Loading...