Shohei Abe

According to our database1, Shohei Abe authored at least 10 papers between 2005 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
On-Site Personal Sport Skill Improvement Support Using Only a Smartwatch.
Proceedings of the IEEE International Conference on Pervasive Computing and Communications Workshops, 2019

2006
A cost-effective context memory structure for dynamically reconfigurable processors.
Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006

Performance and power analysis of time-multiplexed execution on dynamically reconfigurable processor.
Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006

An adaptive Viterbi decoder on the dynamically reconfigurable processor.
Proceedings of the 2006 IEEE International Conference on Field Programmable Technology, 2006

A Context Dependent Clock Control Mechanism for Dynamically Reconfigurable Processors.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006

2005
An Adaptive Cryptographic Accelerator for IPsec on Dynamically Reconfigurable Processor.
Proceedings of the 2005 IEEE International Conference on Field-Programmable Technology, 2005

An I/O mechanism on a Dynamically Reconfigurable Processor - Which should be moved: Data or Configuration?
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005

Time-multiplexed execution on the dynamically reconfigurable processor: a performance/cost evaluation.
Proceedings of the ACM/SIGDA 13th International Symposium on Field Programmable Gate Arrays, 2005

Performance and Cost Analysis of Time-Multiplexed Execution on the Dynamically Reconfigurable Processor.
Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), 2005

Implementing core tasks of JPEG2000 Encoder on the Dynamically Reconfigurable Processor.
Proceedings of the 18th International Conference on Architecture of Computing Systems, 2005


  Loading...