Silvano Gai

According to our database1, Silvano Gai authored at least 39 papers between 1983 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023

2020
Programmable Dataplane Architecture for Distributed Services at the Network Edge.
Proceedings of the 2020 Seventh International Conference on Software Defined Systems, 2020

2011
Routing Bridges (RBridges): Base Protocol Specification.
RFC, July, 2011

2007
Fibre Channel Registered State Change Notification (RSCN) MIB.
RFC, August, 2007

Fibre Channel Zone Server MIB.
RFC, August, 2007

Fibre Channel Fabric Configuration Server MIB.
RFC, August, 2007

2006
MIB for Fibre Channel's Fabric Shortest Path First (FSPF) Protocol.
RFC, September, 2006

Fibre Channel Routing Information MIB.
RFC, September, 2006

Fibre-Channel Name Server MIB.
RFC, April, 2006

Fibre Channel Fabric Address Manager MIB.
RFC, March, 2006

2001
COPS Usage for Policy Provisioning (COPS-PR).
RFC, March, 2001

1999
CLIMAX: CelL-Interleaved Merged ATM conneXions.
Telecommun. Syst., 1999

1998
A Comparison of ATM Stream Merging Techniques.
Proceedings of the High Performance Networking, 1998

1997
Exploiting Code Mobility in Decentralized and Flexible Network Management.
Proceedings of the Mobile Agents, First International Workshop, 1997

1995
An improved data parallel algorithm for Boolean function manipulation using BDDs.
Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing (PDP '95), 1995

1994
Creator: new advanced concepts in concurrent simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1994

A BDD Package For A Massively Parallel SIMD Architecture.
Proceedings of the Second Euromicro Workshop on Parallel and Distributed Processing, 1994

Searching for PMIPS: Process Model Instructions per Second.
Proceedings of the Software Process Technology, Third European Workshop, 1994

TORSIM: An Efficient Fault Simulator for Synchronous Sequential Circuits.
Proceedings of the EDAC - The European Conference on Design Automation, ETC - European Test Conference, EUROASIC - The European Event in ASIC Design, Proceedings, February 28, 1994

1993
A Parallel System for Test Pattern Generation.
Parallel Comput., 1993

1992
Initial Requirements for E3: An Environment for Experimenting and Evolving Software Process.
Proceedings of the Software Process Technology, Second European Workshop, 1992

A New Model for Improving symbolic Product Machine Traversal.
Proceedings of the 29th Design Automation Conference, 1992

1991
The fault dropping problem in concurrent event-driven simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1991

A parallel system for test pattern generation.
Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing, 1991

Fast Differential Fault Simulation by Dynamic Fault Ordering.
Proceedings of the Proceedings 1991 IEEE International Conference on Computer Design: VLSI in Computer & Processors, 1991

General and efficient multiple list traversal for concurrent fault simulation.
Proceedings of the First Great Lakes Symposium on VLSI, 1991

Creator: General and Efficient Multilevel Concurrent Fault Simulation.
Proceedings of the 28th Design Automation Conference, 1991

1990
A transputer-based gate-level fault simulator.
Microprocessing and Microprogramming, 1990

1988
MOZART: a concurrent multilevel simulator.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1988

Fault simulation in a multilevel environment: the MOZART approach.
Proceedings of the Eighteenth International Symposium on Fault-Tolerant Computing, 1988

The Performance of the Concurrent Fault Simulation Algorithms in MOZART.
Proceedings of the 25th ACM/IEEE Conference on Design Automation, 1988

1987
Advances in Concurrent Multilevel Simulation.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987

Fast and Coherent Simulation with Zero Delay Elements.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987

1986
Fault detection in programmable logic arrays.
Proc. IEEE, 1986

1985
Testing Strategy and Technique for Macro-Based Circuits.
IEEE Trans. Computers, 1985

Dynamic Storage Allocation: Experiments Using the C Language.
Softw. Pract. Exp., 1985

1984
PART: Programmable Array Testing Based on a Partitioning Algorithm.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1984

1983
A review of fault models for lsi/vlsi devices.
Softw. Microsystems, 1983

A new integrated system for PLA testing and verification.
Proceedings of the 20th Design Automation Conference, 1983


  Loading...