Yu He

Orcid: 0009-0004-6053-5370

Affiliations:
  • Institute of Microelectronics of the Chinese Academy of Sciences, Beijing, China


According to our database1, Yu He authored at least 3 papers between 2024 and 2026.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

Online presence:

On csauthors.net:

Bibliography

2026
A 6.3-to-14.1-GHz low-jitter fractional-N PLL utilizing a glitch-free bidirectional phase switch with a dedicated DSM.
Microelectron. J., 2026

2025
A Low-Jitter and Low-Reference-Spur Ring-VCO-Based Injection-Locked Clock Multiplier Utilizing a Complementary-Injection Scheme and an Adaptive Pulsewidth Adjustment.
IEEE J. Solid State Circuits, March, 2025

2024
An Injection-Locked Clock Multiplier with Adaptive Pulsewidth Adjustment and Phase Error Cancellation Achieving 43.9fs RMS Jitter and -255.5dB FoM.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2024


  Loading...