Yuanqi Hu

Orcid: 0000-0001-9179-6603

According to our database1, Yuanqi Hu authored at least 26 papers between 2011 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A Matching Strategy Based on Full-Permutation Bisection for Data Converters.
IEEE Trans. Circuits Syst. I Regul. Pap., July, 2023

Deep3DSketch+: Obtaining Customized 3D Model by Single Free-Hand Sketch through Deep Learning.
CoRR, 2023

A 61 mHz - 3.4 Hz High-pass Capacitively Coupled Analog Frontend with Tunnelling Biasing and Output DC Servo Loop.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

A Low Noise Analog Frontend with Wide Temperature and Supply Ranges for Capacitive MEMS Microphones.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
A Universal Evaluation Method of Element Matching Strategies for Data Converters Based on Optimal Combination Algorithms.
IEEE Trans. Circuits Syst. I Regul. Pap., 2022

A High Resolution Chemical Sensing Front-end with Integrated Sigma Delta Quantisation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

A Mismatch Compensation Scheme for Cyclic-pipelined ADC via Dynamic Element Matching Technique.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

A 16-Bit 2 MS/s Cyclic-pipelined ADC with Calibration for Inter-stage Amplification.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022

Analysis and Design of High-Speed and Low-Distortion Bootstrapped Switches.
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2022

2021
Design of an Extreme Low Cutoff Frequency Highpass Frontend for CMOS ISFET via Direct Tunneling Principle.
IEEE Trans. Biomed. Circuits Syst., 2021

Chess AI with Different Behavioral Tendencies and Its Application.
Proceedings of the ICAIIS 2021: 2021 2nd International Conference on Artificial Intelligence and Information Systems, Chongqing, China, May 28, 2021

Is the emotional mapping of lines caused by the motion they imply?
Proceedings of the 43th Annual Meeting of the Cognitive Science Society, 2021

2020
Design of an Extremely Low Cutoff Frequency Highpass Frontend for CMOS ISFET via Direct Tunnelling Principle.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

2019
Analysis of On-Chip Metal Micro-Electrode for CMOS ISFETs.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019

2018
An ISFET Pixel with Integrated Trapped Charge Compensation using Temperature Feedback.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Trapped charge cancellation for CMOS ISFET sensors via Direct Tunnelling.
Proceedings of the 2018 IEEE Biomedical Circuits and Systems Conference, 2018

2017
Live demonstration: Real-time chemical imaging of ionic solutions using an ISFET array.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

2016
A Real-Time de novo DNA Sequencing Assembly Platform Based on an FPGA Implementation.
IEEE ACM Trans. Comput. Biol. Bioinform., 2016

An Automatic Gain Control System for ISFET Array Compensation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

An ion imaging ISFET array for Potassium and Sodium detection.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

2014
A Robust ISFET pH-Measuring Front-End for Chemical Reaction Monitoring.
IEEE Trans. Biomed. Circuits Syst., 2014

A SAR based calibration scheme for ISFET sensing arrays.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

2013
A study of the partitioned dynamic programming algorithm for genome comparison in FPGA.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

A direct-capacitive feedback ISFET interface for pH reaction monitoring.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012
A CMOS architecture allowing parallel DNA comparison for on-chip assembly.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2011
A 5s-time-constant temperature-stable integrator for a tuneable PID controller in LOC applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011


  Loading...