Amaravati Anvesha
Orcid: 0000-0002-4401-4960
According to our database1,
Amaravati Anvesha
authored at least 23 papers
between 2011 and 2019.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
On csauthors.net:
Bibliography
2019
A 55-nm, 1.0-0.4V, 1.25-pJ/MAC Time-Domain Mixed-Signal Neuromorphic Accelerator With Stochastic Synapses for Reinforcement Learning in Autonomous Mobile Robots.
IEEE J. Solid State Circuits, 2019
A 55nm 50nJ/encode 13nJ/decode Homomorphic Encryption Crypto-Engine for IoT Nodes to Enable Secure Computation on Encrypted Data.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019
2018
IEEE Trans. Circuits Syst. Video Technol., 2018
A 130 nm 165 nJ/frame Compressed-Domain Smashed-Filter-Based Mixed-Signal Classifier for "In-Sensor" Analytics in Smart Cameras.
IEEE Trans. Circuits Syst. II Express Briefs, 2018
Dynamics of Coupled Systems and their Computing Properties Invited Paper : Invited Paper.
Proceedings of the 16th IEEE International New Circuits and Systems Conference, 2018
A 55nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018
2017
Proceedings of the 2017 IEEE International Conference on Acoustics, 2017
A 65nm compressive-sensing time-based ADC with embedded classification and INL-aware training for arrhythmia detection.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2017
A 65nm 376nA 0.4V linear classifier using time-based matrix-multiplying ADC with non-linearity aware training.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2017
2016
Proceedings of the 2016 International Symposium on Low Power Electronics and Design, 2016
2015
IEEE Trans. Very Large Scale Integr. Syst., 2015
A SAR Pipeline ADC Embedding Time Interleaved DAC Sharing for Ultra-low Power Camera Front Ends.
Proceedings of the VLSI-SoC: Design for Reliability, Security, and Low Power, 2015
A time interleaved DAC sharing SAR Pipeline ADC for ultra-low power camera front ends.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015
A 120 nW, Tunable, PVT Invariant Voltage Reference with 80 dB Supply Noise Rejection.
Proceedings of the IEEE International Symposium on Nanoelectronic and Information Systems, 2015
2013
IEEE Trans. Circuits Syst. II Express Briefs, 2013
A Versatile High Swing Current Mode Instrumentation Amplifier with an Integrated Band-Pass Filter for Bio-Potential Signal Acquisition.
J. Low Power Electron., 2013
A Versatile High-Swing <i>G<sub>m</sub></i>-C Filter with Process and Temperature Invariant Bandwidth and Gain for Neuro-Potential Signal Conditioning and Recording.
J. Low Power Electron., 2013
Proceedings of the 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, 2013
A versatile rail to rail current mode instrumentation amplifier with an embedded band-pass filter for bio-potential signal conditioning.
Proceedings of the International Symposium on Quality Electronic Design, 2013
2012
Low-power low-noise analog signal conditioning chip with on-chip drivers for healthcare applications.
Microelectron. J., 2012
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012
Process and temperature invariant bandwidth and gain, low-area, low-power and high swing G<sub><i>m</i></sub>-C filter for multichannel neuro-potential signal conditioning.
Proceedings of the International Symposium on Low Power Electronics and Design, 2012
2011
Piezoresistive 6-MNA coated microcantilevers with signal conditioning circuits for electronic nose.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011