Saad Bin Nasir

Orcid: 0000-0003-1488-0021

According to our database1, Saad Bin Nasir authored at least 19 papers between 2014 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
A 55-nm, 1.0-0.4V, 1.25-pJ/MAC Time-Domain Mixed-Signal Neuromorphic Accelerator With Stochastic Synapses for Reinforcement Learning in Autonomous Mobile Robots.
IEEE J. Solid State Circuits, 2019

2018
A Reconfigurable Hybrid Low Dropout Voltage Regulator for Wide-Range Power Supply Noise Rejection and Energy-Efficiency Trade-Off.
IEEE Trans. Circuits Syst. II Express Briefs, 2018

ASNI: Attenuated Signature Noise Injection for Low-Overhead Power Side-Channel Attack Immunity.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Switched-Mode-Control Based Hybrid LDO for Fine-Grain Power Management of Digital Load Circuits.
IEEE J. Solid State Circuits, 2018

A 55nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

A 65nm, 1.15-0.15V, 99.99% Current-efficient Digital Low Dropout Regulator with Asynchronous Non-linear Control for Droop Mitigation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
Self-Optimizing IoT Wireless Video Sensor Node With In-Situ Data Analytics and Context-Driven Energy-Aware Real-Time Adaptation.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017

High efficiency power side-channel attack immunity using noise injection in attenuated signature domain.
Proceedings of the 2017 IEEE International Symposium on Hardware Oriented Security and Trust, 2017

Digitally-assisted leakage current supply circuit for reducing the analog LDO minimum dropout voltage.
Proceedings of the 2017 IEEE Custom Integrated Circuits Conference, 2017

2016
All-digital linear regulators with proactive and reactive gain-boosting for supply droop mitigation in digital load circuits.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016

A 130nm hybrid low dropout regulator based on switched mode control for digital load circuits.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016

UVFR: A Unified Voltage and Frequency Regulator with 500MHz/0.84V to 100KHz/0.27V operating range, 99.4% current efficiency and 27% supply guardband reduction.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016

Embedded hybrid LDO topologies for digital load circuits.
Proceedings of the 2016 IEEE Asia Pacific Conference on Circuits and Systems, 2016

2015
A Model Study of an All-Digital, Discrete-Time and Embedded Linear Regulator.
CoRR, 2015

5.6 A 0.13μm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015

Integrated power management in IoT devices under wide dynamic ranges of operation.
Proceedings of the 52nd Annual Design Automation Conference, 2015

2014
Modeling and analysis of system stability in a distributed power delivery network with embedded digital linear regulators.
Proceedings of the Fifteenth International Symposium on Quality Electronic Design, 2014

The role of adaptation and resiliency in computation and power management.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 2014

Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014


  Loading...