Anuranjan Jha

According to our database1, Anuranjan Jha authored at least 6 papers between 2006 and 2016.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2016
9.4 A 2×2 WLAN and Bluetooth combo SoC in 28nm CMOS with on-chip WLAN digital power amplifier, integrated 2G/BT SP3T switch and BT pulling cancelation.
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016

2015
9.4 A 28nm CMOS digital fractional-N PLL with -245.5dB FOM and a frequency tripler for 802.11abgn/ac radio.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015

2010
A Discrete-Time Digital-IF Interference-Robust Ultrawideband Pulse Radio Transceiver Architecture.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010

2009
An Agile, Ultra-Wideband Pulse Radio Transceiver With Discrete-Time Wideband-IF.
IEEE J. Solid State Circuits, 2009

2008
Wideband Signal Synthesis Using Interleaved Partial-Order Hold Current-Mode Digital-to-Analog Converters.
IEEE Trans. Circuits Syst. II Express Briefs, 2008

2006
Quadrature-DAC based pulse generation for UWB pulse radio transceivers.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006


  Loading...