Brian Kahne

According to our database1, Brian Kahne authored at least 13 papers between 1997 and 2022.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
Simulated Quantization, Real Power Savings.
Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops, 2022

MBET: Resilience Improvement Method for DNNs.
Proceedings of the IEEE International Conference On Artificial Intelligence Testing, 2022

2019
Accelerating Synchronization Using Moving Compute to Data Model at 1, 000-core Multicore Scale.
ACM Trans. Archit. Code Optim., 2019

2018
Multicore Resource Isolation for Deterministic, Resilient and Secure Concurrent Execution of Safety-Critical Applications.
IEEE Comput. Archit. Lett., 2018

2017
Accelerating Graph and Machine Learning Workloads Using a Shared Memory Multicore Architecture with Auxiliary Support for In-hardware Explicit Messaging.
Proceedings of the 2017 IEEE International Parallel and Distributed Processing Symposium, 2017

MINIME-validator: Validating hardware with synthetic parallel testcases.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2017

2015
MINIME: Pattern-Aware Multicore Benchmark Synthesizer.
IEEE Trans. Computers, 2015

Efficient parallel packet processing using a shared memory many-core processor with hardware support to accelerate communication.
Proceedings of the 10th IEEE International Conference on Networking, 2015

2013
Functional Validation of a New Network Switch Architecture Using Rapid Prototyping Techniques.
Proceedings of the 14th International Workshop on Microprocessor Test and Verification, 2013

2012
Using software architectural patterns for synthetic embedded multicore benchmark development.
Proceedings of the 2012 IEEE International Symposium on Workload Characterization, 2012

2005
An Introduction to the Plasma Language.
Proceedings of the Sixth International Workshop on Microprocessor Test and Verification (MTV 2005), 2005

Retiming Verification Using Sequential Equivalence Checking.
Proceedings of the Sixth International Workshop on Microprocessor Test and Verification (MTV 2005), 2005

1997
Stream synthesis for a wormhole run-time reconfigurable platform.
Proceedings of the Field-Programmable Logic and Applications, 7th International Workshop, 1997


  Loading...