Chae-Eun Rhee

According to our database1, Chae-Eun Rhee authored at least 30 papers between 2007 and 2018.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2018
A Highly Utilized Hardware-Based Merge Mode Estimation with Candidate Level Parallel Execution for High-Efficiency Video Coding.
Signal Processing Systems, 2018

Ray-space360: An extension of ray-space for omnidirectional free viewpoint.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Encoder-friendly Global-view-depth for Free Viewpoint Video.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

2017
Complexity Reduction by Modified Scale-Space Construction in SIFT Generation Optimized for a Mobile GPU.
IEEE Trans. Circuits Syst. Video Techn., 2017

A hardware-oriented concurrent TZ search algorithm for High-Efficiency Video Coding.
EURASIP J. Adv. Sig. Proc., 2017

2016
A Low-Power Video Recording System With Multiple Operation Modes for H.264 and Light-Weight Compression.
IEEE Trans. Multimedia, 2016

A Novel Hardware Architecture of the Lucas-Kanade Optical Flow for Reduced Frame Memory Access.
IEEE Trans. Circuits Syst. Video Techn., 2016

Merge Mode Estimation for a Hardware-Based HEVC Encoder.
IEEE Trans. Circuits Syst. Video Techn., 2016

An implementation of an affine BRISK for mobile heterogeneous parallel processors.
Proceedings of the IEEE International Conference on Consumer Electronics, 2016

2015
An Effective Combination of Power Scaling for H.264/AVC Compression.
IEEE Trans. VLSI Syst., 2015

Simplified algorithms for rate-distortion optimization in high efficiency video coding.
Displays, 2015

Highly utilized merge mode estimation for a hardware-based HEVC encoder.
Proceedings of the 2015 IEEE Workshop on Signal Processing Systems, 2015

2014
An H.264 High-Profile Intra-Prediction with Adaptive Selection Between the Parallel and Pipelined Executions of Prediction Modes.
IEEE Trans. Multimedia, 2014

A cache-aware motion estimation organization for a hardware-based H.264 encoder.
IEEE Trans. Consumer Electronics, 2014

Skipping Prediction Directions Based on the Cost Relationship between Multi-Directional Predictions for an HEVC Encoder.
IEICE Transactions, 2014

A low-power hybrid video recording system with H.264/AVC and light-weight compression.
Proceedings of the 48th Asilomar Conference on Signals, Systems and Computers, 2014

2013
Early Decision of Prediction Direction with Hierarchical Correlation for HEVC Compression.
IEICE Transactions, 2013

A low-power video recording system with H.264/AVC and light-weight compression.
Proceedings of the IEEE Workshop on Signal Processing Systems, 2013

Address generation for lossless frame memory compression in an H.264/AVC encoder.
Proceedings of the IEEE International Conference on Consumer Electronics, 2013

2012
Cascaded Direction Filtering for Fast Multidirectional Inter-Prediction in H.264/AVC Main and High Profile Compression.
IEEE Trans. Circuits Syst. Video Techn., 2012

A survey of fast mode decision algorithms for inter-prediction and their applications to high efficiency video coding.
IEEE Trans. Consumer Electronics, 2012

Reference frame selection in a hardware-based HEVC encoder.
IEICE Electronic Express, 2012

Bitrate control using a heuristic spatial resolution adjustment for a real-time H.264/AVC encoder.
EURASIP J. Adv. Sig. Proc., 2012

An inter-frame macroblock schedule for memory access reduction in H.264/AVC bi-directional prediction.
Proceedings of the International SoC Design Conference, 2012

2011
Memory and computation efficient hardware design for a 3 spatial and temporal layers SVC encoder.
IEEE Trans. Consumer Electronics, 2011

Power-aware design with various low-power algorithms for an H.264/AVC encoder.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
A Real-Time H.264/AVC Encoder With Complexity-Aware Time Allocation.
IEEE Trans. Circuits Syst. Video Techn., 2010

2009
An SoC Integrating an H.264 Encoder with an ISP.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

2008
Speed control for a hardware based H.264/AVC encoder.
Proceedings of the 21st Annual IEEE International SoC Conference, SoCC 2008, 2008

2007
A New Frame Recompression Algorithm Integrated with H.264 Video Compression.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2007), 2007


  Loading...