Dino Ruic

Orcid: 0000-0001-8081-2751

According to our database¹, Dino Ruic authored at least 3 papers between 2024 and 2025.

Collaborative distances:

Dijkstra number² of four.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Links

On csauthors.net:

Bibliography

2025

Lazy Man's Resynthesis For Glitching-Aware Power Minimization.

[BibT_eX]

[DOI]

Proceedings of the 28th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2025

High-Effort Logic Synthesis Using Randomized Transduction.

[BibT_eX]

[DOI]

Proceedings of the 30th Asia and South Pacific Design Automation Conference, 2025

2024

TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond Standard-Cell-Based Design.

[BibT_eX]

[DOI]

Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024

Dino Ruic

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...