Fabrice Seguin

According to our database1, Fabrice Seguin authored at least 26 papers between 2004 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Other 

Links

On csauthors.net:

Bibliography

2019
A Fully Flexible Circuit Implementation of Clique-Based Neural Networks in 65-nm CMOS.
IEEE Trans. Circuits Syst. I Regul. Pap., 2019

Towards accurate camera-less eye tracker using instrumented contact lens.
Proceedings of the 17th IEEE International New Circuits and Systems Conference, 2019

2018
A functionalized carbon nanotube based electronic nose for the detection of nerve agents.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

A low cost, handheld E-nose for renal diseases early diagnosis.
Proceedings of the 40th Annual International Conference of the IEEE Engineering in Medicine and Biology Society, 2018

2017
An ultra-low power iterative clique-based neural network integrated in 65-nm CMOS.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017

A 65-nm CMOS 7fJ per synaptic event clique-based neural network in scalable architecture.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017

A sub-nJ CMOS ECG classifier for wireless smart sensor.
Proceedings of the 2017 39th Annual International Conference of the IEEE Engineering in Medicine and Biology Society (EMBC), 2017

2016
Twin Neurons for Efficient Real-World Data Distribution in Networks of Neural Cliques: Applications in Power Management in Electronic Circuits.
IEEE Trans. Neural Networks Learn. Syst., 2016

Ultra-Low-Energy Mixed-Signal IC Implementing Encoded Neural Networks.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016

Energy-Efficient Associative Memory Based on Neural Cliques.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

Toward sub-pJ per classification in Body Area Sensor Networks.
Proceedings of the 14th IEEE International New Circuits and Systems Conference, 2016

2015
Compact interconnect approach for networks of neural cliques using 3D technology.
Proceedings of the 2015 IFIP/IEEE International Conference on Very Large Scale Integration, 2015

Design of analog subthreshold Encoded Neural Network circuit in sub-100nm CMOS.
Proceedings of the 2015 International Joint Conference on Neural Networks, 2015

2014
Soft Error Detection and Correction Technique for Radiation Hardening Based on C-element and BICS.
IEEE Trans. Circuits Syst. II Express Briefs, 2014

Huffman Coding for Storing Non-Uniformly Distributed Messages in Networks of Neural Cliques.
Proceedings of the Twenty-Eighth AAAI Conference on Artificial Intelligence, 2014

2013
Storing non-uniformly distributed messages in networks of neural cliques.
CoRR, 2013

Analog encoded neural network for power management in MPSoC.
Proceedings of the IEEE 11th International New Circuits and Systems Conference, 2013

Study of a cosmic ray impact on combinatorial logic circuits of an 8bit SAR ADC in 65nm CMOS technology.
Proceedings of the IEEE 56th International Midwest Symposium on Circuits and Systems, 2013

Analog implementation of encoded neural networks.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2010
Scaling of analog LDPC decoders in sub-100 nm CMOS processes.
Integr., 2010

2009
Analog Decoder Performance Degradation Due to BJTs' Parasitic Elements.
IEEE Trans. Circuits Syst. I Regul. Pap., 2009

Decoding a Family of Dense Codes using the Sum-Product Algorithm.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009

2007
Semi-Iterative Analog Turbo Decoding.
IEEE Trans. Circuits Syst. I Regul. Pap., 2007

2006
Semi-iterative analog turbo decoding.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
. Analog slice turbo decoding.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2005), 2005

2004
2.2 GHz all-n-p-n second-generation controlled conveyor in pseudoclass AB using 0.8-μm BiCMOS technology.
IEEE Trans. Circuits Syst. II Express Briefs, 2004


  Loading...