Howard C. Card

According to our database1, Howard C. Card authored at least 56 papers between 1986 and 2005.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Awards

IEEE Fellow

IEEE Fellow 1994, "For contribution to the experimental and theoretical modeling of microelectronic devices".

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2005
Refractory pulse counting Processes in stochastic neural computers.
IEEE Trans. Neural Networks, 2005

2002
Imperfect pulse detection in neural nets with temporal codes.
IEEE Trans. Signal Process., 2002

Gaussian activation functions using Markov chains.
IEEE Trans. Neural Networks, 2002

Input Multiplexing in Artificial Neurons Employing Stochastic Arithmetic.
Neural Process. Lett., 2002

Dynamic range and error tolerance of stochastic neural rate codes.
Neurocomputing, 2002

2001
Vector quantization of images using modified adaptive resonance algorithm for hierarchical clustering.
IEEE Trans. Neural Networks, 2001

Compound binomial processes in neural integration.
IEEE Trans. Neural Networks, 2001

Stochastic Neural Computation II: Soft Competitive Learning.
IEEE Trans. Computers, 2001

Stochastic Neural Computation I: Computational Elements.
IEEE Trans. Computers, 2001

Dynamics of stochastic artificial neurons.
Neurocomputing, 2001

Stochastic Radial Basis Functions.
Int. J. Neural Syst., 2001

2000
Instabilities and Oscillation in the Deterministic Boltzmann Machine.
Int. J. Neural Syst., 2000

Cooperative Coevolution of Neural Representations.
Int. J. Neural Syst., 2000

Image-Compression for Wireless World Wide Web Browsing: A Neural Network Approach.
Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks, 2000

1999
Cooperative-Competitive Algorithms for Evolutionary Networks Classifying Noisy Digital Images.
Neural Process. Lett., 1999

Competitive Learning and its Application in Adaptive Vision for Autonomous Mobile Robots.
Connect. Sci., 1999

An adaptive neural network approach to hypertext clustering.
Proceedings of the International Joint Conference Neural Networks, 1999

Competitive learning for extraction of visual representations of motion.
Proceedings of the International Joint Conference Neural Networks, 1999

1998
Doubly stochastic Poisson processes in artificial neural learning.
IEEE Trans. Neural Networks, 1998

Competitive Learning Algorithms and Neurocomputer Architecture.
IEEE Trans. Computers, 1998

Categorizing Web pages on the subject of neural networks.
J. Netw. Comput. Appl., 1998

Adaptive information agents using competitive learning.
J. Netw. Comput. Appl., 1998

A DSP-FPGA-Based Reconfigurable Computer.
J. Circuits Syst. Comput., 1998

Tolerance of On-Chip Learning to Various Circuit Inaccuracies.
J. Circuits Syst. Comput., 1998

Artificial Neural Computations in Digital Arrays.
J. Circuits Syst. Comput., 1998

Competitive learning and vector quantization in digital VLSI systems.
Neurocomputing, 1998

1997
Birdsong recognition using backpropagation and multivariate statistics.
IEEE Trans. Signal Process., 1997

A comparison of backpropagation and statistical classifiers for bird identification.
Proceedings of International Conference on Neural Networks (ICNN'97), 1997

Categorizing Web documents using competitive learning: an ingredient of a personal adaptive agent.
Proceedings of International Conference on Neural Networks (ICNN'97), 1997

Evolutionary artificial neural networks for competitive learning.
Proceedings of International Conference on Neural Networks (ICNN'97), 1997

1996
Ultrahigh Density VLSI Inner Product Computations.
J. Circuits Syst. Comput., 1996

1995
Tolerance to analog hardware of on-chip learning in backpropagation networks.
IEEE Trans. Neural Networks, 1995

Parallel pseudorandom number generation in GaAs cellular automata for high speed circuit testing.
J. Electron. Test., 1995

The Impact of VLSI Fabrication on Neural Learning.
Proceedings of the 1995 IEEE International Symposium on Circuits and Systems, ISCAS 1995, Seattle, Washington, USA, April 30, 1995

1994
Learning capacitive weights in analog CMOS neural networks.
J. VLSI Signal Process., 1994

1993
Analog Circuits For Relaxation Networks.
Int. J. Neural Syst., 1993

The effects of analog hardware properties on backpropagation networks with on-chip learning.
Proceedings of International Conference on Neural Networks (ICNN'88), San Francisco, CA, USA, March 28, 1993

Stochastic arithmetic implementations of neural networks with in situ learning.
Proceedings of International Conference on Neural Networks (ICNN'88), San Francisco, CA, USA, March 28, 1993

1992
Analog Cmos Neural Circuits - In Situ Learning.
Int. J. Neural Syst., 1992

1991
Finite precision arithmetic and the split Schur algorithms.
IEEE Trans. Signal Process., 1991

1990
Finite precision arithmetic and the Schur algorithm.
IEEE Trans. Acoust. Speech Signal Process., 1990

On Addition and Multiplication with Hensel Codes.
IEEE Trans. Computers, 1990

Cellular Automata-Based Signature analysis for Built-in Self-Test.
IEEE Trans. Computers, 1990

Silicon models of associative learning in <i>Aplysia</i>.
Neural Networks, 1990

1989
Cellular automata-based pseudorandom number generators for built-in self-test.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1989

Parallel Random Number Generation for VLSI Systems Using Cellular Automata.
IEEE Trans. Computers, 1989

Importance Sampling for Ising Computers Using One-Dimensional Cellular Automata.
IEEE Trans. Computers, 1989

VLSI computing architectures for Ising model simulation.
Integr., 1989

Vlsi Devices and Circuits for Neural Networks.
Int. J. Neural Syst., 1989

Algebraic Theory of Bounded One-dimensional Cellular Automata.
Complex Syst., 1989

1987
(lambda, <i>T</i>) Complexity Measures for VLSI Computations in Constant Chip Area.
IEEE Trans. Computers, 1987

VLSI computations: from physics to algorithms.
Integr., 1987

1986
Group Properties of Cellular Automata and VLSI Applications.
IEEE Trans. Computers, 1986

Dual Systolic Architectures for VLSI Digital Signal Processing Systems.
IEEE Trans. Computers, 1986

Analysis of Bounded Linear Cellular Automata Based on a Method of Image Charges.
J. Comput. Syst. Sci., 1986

Contributions to VLSI computational complexity theory from bounds on current density.
Integr., 1986


  Loading...