Andrew D. Brown

Orcid: 0000-0002-0700-9433

Affiliations:
  • University of Southampton, UK


According to our database1, Andrew D. Brown authored at least 63 papers between 1987 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
An Event-Driven Approach to Genotype Imputation on a Custom RISC-V Cluster.
IEEE ACM Trans. Comput. Biol. Bioinform., 2024

2023
Advancements in spiking neural network communication and synchronization techniques for event-driven neuromorphic systems.
Array, December, 2023

POETS: An Event-driven Approach to Dissipative Particle Dynamics: Implementing a Massively Compute-intensive Problem on a Novel Hard/Software Architecture.
ACM Trans. Parallel Comput., June, 2023

Event-based high throughput computing: A series of case studies on a massively parallel softcore machine.
IET Comput. Digit. Tech., January, 2023

2022
Asynchronous simulated annealing on the placement problem: A beneficial race condition.
J. Parallel Distributed Comput., 2022

Synchronization in graph analysis algorithms on the Partially Ordered Event-Triggered Systems many-core architecture.
IET Comput. Digit. Tech., 2022

2021
General hardware multicasting for fine-grained message-passing architectures.
Proceedings of the 29th Euromicro International Conference on Parallel, 2021

Neuromorphic Design Using Reward-based STDP Learning on Event-Based Reconfigurable Cluster Architecture.
Proceedings of the ICONS 2021: International Conference on Neuromorphic Systems 2021, 2021

2020
A Hardware/Application Overlay Model for Large-Scale Neuromorphic Simulation.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

Termination detection for fine-grained message-passing architectures.
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020

2019
POETS: Distributed Event-Based Computing - Scaling Behaviour.
Proceedings of the Parallel Computing: Technology Trends, 2019

2018
SpiNNaker: Event-Based Simulation - Quantitative Behavior.
IEEE Trans. Multi Scale Comput. Syst., 2018

Exploiting Aging Benefits for the Design of Reliable Drowsy Cache Memories.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018

Using machine learning for sequence-level automated MRI protocol selection in neuroradiology.
J. Am. Medical Informatics Assoc., 2018

2017
Distributed Event-Based Computing.
Proceedings of the Parallel Computing is Everywhere, 2017

Programming Model to Develop Supercomputer Combinatorial Solvers.
Proceedings of the 46th International Conference on Parallel Processing Workshops, 2017

Language and Hardware Acceleration Backend for Graph Processing.
Proceedings of the Languages, Design Methods, and Tools for Electronic System Design, 2017

2016
The European Masters in Embedded Computing Systems (EMECS).
Proceedings of the 11th European Workshop on Microelectronics Education, 2016

2015
SpiNNaker - Programming Model.
IEEE Trans. Computers, 2015

Reliable computation with unreliable computers.
IET Comput. Digit. Tech., 2015

2013
A Tracking System for Wireless Embedded Nodes Using Time-of-Flight Ranging.
IEEE Trans. Mob. Comput., 2013

Overview of the SpiNNaker System Architecture.
IEEE Trans. Computers, 2013

SpiNNaker: A 1-W 18-Core System-on-Chip for Massively-Parallel Neural Network Simulation.
IEEE J. Solid State Circuits, 2013

Interconnection system for the spiNNaker biologically inspired multi-computer.
IET Comput. Digit. Tech., 2013

Atomic computing - a different perspective on massively parallel problems.
Proceedings of the Parallel Computing: Accelerating Computational Science and Engineering (CSE), 2013

2012
Behavioural synthesis utilising recursive definitions.
IET Comput. Digit. Tech., 2012

2011
Processing with a million cores.
Proceedings of the Applications, Tools and Techniques on the Road to Exascale Computing, Proceedings of the conference ParCo 2011, 31 August, 2011

2010
A communication infrastructure for a million processor machine.
Proceedings of the 7th Conference on Computing Frontiers, 2010

2009
The biometric potential of transient otoacoustic emissions.
Int. J. Biom., 2009

Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors.
Proceedings of the Ninth International Conference on Application of Concurrency to System Design, 2009

2008
SpiNNaker: The Design Automation Problem.
Proceedings of the Advances in Neuro-Information Processing, 15th International Conference, 2008

Yield model characterization for analog integrated circuit using Pareto-optimal surface.
Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems, 2008

A New Approach for Combining Yield and Performance in Behavioural Models for Analogue Integrated Circuits.
Proceedings of the Design, Automation and Test in Europe, 2008

Behavioural Simulation and Synthesis of Biological Neuron Systems using VHDL.
Proceedings of the 2008 IEEE International Behavioral Modeling and Simulation Workshop, 2008

2006
Power aware learning for class AB analogue VLSI neural network.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

On-chip and inter-chip networks for modeling large-scale neural systems.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2005
Power scalable implementation of Artificial Neural Networks.
Proceedings of the 12th IEEE International Conference on Electronics, 2005

2004
A behavioral synthesis system for asynchronous circuits.
IEEE Trans. Very Large Scale Integr. Syst., 2004

Behavioural modelling of analogue faults in VHDL-AMS - a case study.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

Multiple domain behavioral modeling using VHDL-AMS.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004

Using Otoacoustic Emissions as a Biometric.
Proceedings of the Biometric Authentication, First International Conference, 2004

Efficient Mixed-Domain Behavioural Modeling of Ferromagnetic Hysteresis Implemented in VHDL-AMS.
Proceedings of the 2004 Design, 2004

A General Purpose Behavioural Asynchronous Synthesis System.
Proceedings of the 10th International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2004), 2004

2003
The continuous-discrete interface - What does this really mean? Modelling and simulation issues.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
A large-scale simulation of the piriform cortex by a cell automaton-based network model.
IEEE Trans. Biomed. Eng., 2002

Discrete simulation of large aggregates of neurons.
Neurocomputing, 2002

Scalable cortical simulations on Beowulf architectures.
Neurocomputing, 2002

Behavioural Modelling of Operational Amplifier Faults Using VHDL-AMS.
Proceedings of the 2002 Design, 2002

2001
Floating-point behavioral synthesis.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2001

Relative Density Nets: A New Way to Combine Backpropagation with HMM's.
Proceedings of the Advances in Neural Information Processing Systems 14 [Neural Information Processing Systems: Natural and Synthetic, 2001

Products of Hidden Markov Models.
Proceedings of the Eighth International Workshop on Artificial Intelligence and Statistics, 2001

2000
A parallel-connected active filter for the reduction of supply current distortion.
IEEE Trans. Ind. Electron., 2000

BIST hardware synthesis for RTL data paths based on testcompatibility classes.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2000

Cooperative Coevolution of Neural Representations.
Int. J. Neural Syst., 2000

1999
A contactless electrical energy transmission system.
IEEE Trans. Ind. Electron., 1999

Cooperative-Competitive Algorithms for Evolutionary Networks Classifying Noisy Digital Images.
Neural Process. Lett., 1999

Spiking Boltzmann Machines.
Proceedings of the Advances in Neural Information Processing Systems 12, [NIPS Conference, Denver, Colorado, USA, November 29, 1999

1997
On-line testing of statically and dynamically scheduled synthesized systems.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1997

Evolutionary artificial neural networks for competitive learning.
Proceedings of International Conference on Neural Networks (ICNN'97), 1997

1992
Confidence in mixed-mode circuit simulation.
Comput. Aided Des., 1992

1991
A General Purpose Network Solving System.
Proceedings of the VLSI 91, 1991

1990
Lee router modified for global routing.
Comput. Aided Des., 1990

1987
The Reconstruction of Neurone Morphology from Thin Optical Sections - Graphical Aspects.
Proceedings of the 8th European Computer Graphics Conference and Exhibition, 1987


  Loading...