Jakang Lee

Orcid: 0009-0004-0010-9863

According to our database1, Jakang Lee authored at least 12 papers between 2021 and 2026.

Collaborative distances:

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
Automated QoR improvement in OpenROAD with coding agents.
CoRR, January, 2026

Au-MEDAL: Adaptable Grid Router with Metal Edge Detection And Layer Integration.
Proceedings of the 31st Asia and South Pacific Design Automation Conference, 2026

A Heterogeneous Graph-based Gate Sizer Integrating Graph Attention Network and Transformer.
Proceedings of the 31st Asia and South Pacific Design Automation Conference, 2026

2025
SO3-Cell: Standard Cell Layout Automation Framework for Simultaneous Optimization of Topology, Placement, and Routing.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2025

ParaFormer: A Hybrid Graph Neural Network and Transformer Approach for Pre-Routing Parasitic RC Prediction.
Proceedings of the 30th Asia and South Pacific Design Automation Conference, 2025

LIBMixer: An all-MLP Architecture for Cell Library Characterization towards Design Space Optimization.
Proceedings of the 30th Asia and South Pacific Design Automation Conference, 2025

2024
TA3D: Timing-Aware 3D IC Partitioning and Placement by Optimizing the Critical Path.
Proceedings of the 2024 ACM/IEEE International Symposium on Machine Learning for CAD, 2024

RL-Fill: Timing-Aware Fill Insertion using Reinforcement Learning.
Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design, 2024

2023
Advanced Parasitic Capacitance Extraction using Active Learning.
Proceedings of the 20th International SoC Design Conference, 2023

Multi-Source Transfer Learning for Design Technology Co-Optimization.
Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2023

Routability Prediction using Deep Hierarchical Classification and Regression.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

2021
Giga-sample Data Acquisition Method for High-speed DDR5 SDRAM.
Proceedings of the 18th International SoC Design Conference, 2021


  Loading...