Julio Pérez Acle

Orcid: 0000-0001-9259-558X

According to our database1, Julio Pérez Acle authored at least 11 papers between 2004 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Fault Tolerant Architecture Design of a CubeSat Command and Data Handling System.
Proceedings of the 24th IEEE Latin American Test Symposium, 2023

2019
About Performance Faults in Microprocessor Core in-field Testing.
Proceedings of the 10th IEEE Latin American Symposium on Circuits & Systems, 2019

2016
Observability solutions for in-field functional test of processor-based systems: A survey and quantitative test case evaluation.
Microprocess. Microsystems, 2016

Auxiliary IP blocks for early dependability analysis of small processor based systems.
Proceedings of the 17th Latin-American Test Symposium, 2016

FPGA-controlled PCBA power-on self-test using processor's debug features.
Proceedings of the 2016 IEEE 19th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2016

2015
On the functional test of the cache coherency logic in multi-core systems.
Proceedings of the IEEE 6th Latin American Symposium on Circuits & Systems, 2015

2014
Analysis and implementation of low-cost FPGA-based digital pulse-width modulators.
Proceedings of the IEEE International Instrumentation and Measurement Technology Conference, 2014

2006
Early, Accurate Dependability Analysis of CAN-Based Networked Systems.
IEEE Des. Test Comput., 2006

2004
A multi-level approach to the dependability analysis of networked systems based on the CAN protocol.
Proceedings of the 17th Annual Symposium on Integrated Circuits and Systems Design, 2004

Validation of the dependability of CAN-based networked systems.
Proceedings of the Ninth IEEE International High-Level Design Validation and Test Workshop 2004, 2004

NeuroFPGA - Implementing Artificial Neural Networks on Programmable Logic Devices.
Proceedings of the 2004 Design, 2004


  Loading...