Lucian Vintan

Orcid: 0000-0002-6328-7577

Affiliations:
  • "Lucian Blaga" University of Sibiu, Romania


According to our database1, Lucian Vintan authored at least 29 papers between 1999 and 2019.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2019
Performance and energy optimisation in CPUs through fuzzy knowledge representation.
Inf. Sci., 2019

2018
A Simulation Based Analysis of an Multi Objective Diffusive Load Balancing Algorithm.
Int. J. Comput. Commun. Control, 2018

Optimal Partitioning of LLC in CAT-enabled CPUs to Prevent Side-Channel Attacks.
Proceedings of the Cyberspace Safety and Security - 10th International Symposium, 2018

2017
An Extension of the VSM Documents Representation.
Int. J. Comput. Commun. Control, 2017

A task scheduling algorithm for HPC applications using colored stochastic Petri Net models.
Proceedings of the 13th IEEE International Conference on Intelligent Computer Communication and Processing, 2017

2016
Improving Computing Systems Automatic Multiobjective Optimization Through Meta-Optimization.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2016

2015
Finding near-perfect parameters for hardware and code optimizations with automatic multi-objective design space explorations.
Concurr. Comput. Pract. Exp., 2015

2013
Developing Domain-Knowledge Evolutionary Algorithms for Network-on-Chip Application Mapping.
Microprocess. Microsystems, 2013

2012
Multi-objective optimisations for a superscalar architecture with selective value prediction.
IET Comput. Digit. Tech., 2012

Boosting Design Space Explorations with Existing or Automatically Learned Knowledge.
Proceedings of the Measurement, Modelling, and Evaluation of Computing Systems and Dependability and Fault Tolerance, 2012

2011
Automatic multi-objective optimization of parameters for hardware and code optimizations.
Proceedings of the 2011 International Conference on High Performance Computing & Simulation, 2011

A Visual Simulation Framework For Simultaneous Multithreading Architectures.
Proceedings of the 25th European Conference on Modelling and Simulation, 2011

2010
Improving a SVM Meta-classifier for Text Documents by using Naive Bayes.
Int. J. Comput. Commun. Control, 2010

Energy-performance design space exploration in SMT architectures exploiting selective load value predictions.
Proceedings of the Design, Automation and Test in Europe, 2010

2009
Exploiting selective instruction reuse and value prediction in a superscalar architecture.
J. Syst. Archit., 2009

The Impact of Java Applications at Microarchitectural Level from Branch Prediction Perspective.
Int. J. Comput. Commun. Control, 2009

2008
Studying SVM Method's Scalability Using Text Documents.
Scalable Comput. Pract. Exp., 2008

2007
Aspects Concerning SVM Method's Scalability.
Proceedings of the Advances in Intelligent and Distributed Computing, 2007

Topic 4 High-Performance Architectures and Compilers.
Proceedings of the Euro-Par 2007, 2007

Unbiased Branches: An Open Problem.
Proceedings of the Advances in Computer Systems Architecture, 2007

2006
Understanding Prediction Limits Through Unbiased Branches.
Proceedings of the Advances in Computer Systems Architecture, 11th Asia-Pacific Conference, 2006

2003
An alternative to branch prediction: pre-computed branches.
SIGARCH Comput. Archit. News, 2003

Two-level branch prediction using neural networks.
J. Syst. Archit., 2003

2002
Cached Two-Level Adaptive Branch Predictors with Multiple Stages.
Proceedings of the Trends in Network and Pervasive Computing, 2002

2001
Dynamic Branch Prediction Using Neural Networks.
Proceedings of the Euromicro Symposium on Digital Systems Design 2001 (Euro-DSD 2001), 2001

Applying Caching to Two-Level Adaptive Branch Prediction.
Proceedings of the Euromicro Symposium on Digital Systems Design 2001 (Euro-DSD 2001), 2001

1999
The impact of cache organisation on the instruction issue rate of a superscalar processor.
Proceedings of the Seventh Euromicro Workshop on Parallel and Distributed Processing. PDP'99, 1999

Towards a high performance neural branch predictor.
Proceedings of the International Joint Conference Neural Networks, 1999

Extending Correlation in Branch Prediction Schemes.
Proceedings of the 25th EUROMICRO '99 Conference, 1999


  Loading...