Luis Alberto Aranda

Orcid: 0000-0003-4458-9761

According to our database1, Luis Alberto Aranda authored at least 10 papers between 2018 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
ACME-2: Improving the Extraction of Essential Bits in Xilinx SRAM-Based FPGAs.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

2021
Fault Injection Emulation for Systems in FPGAs: Tools, Techniques and Methodology, a Tutorial.
Sensors, 2021

Reliability Analysis of ASIC Designs With Xilinx SRAM-Based FPGAs.
IEEE Access, 2021

2020
An Algorithmic-Based Fault Detection Technique for the 1-D Discrete Cosine Transform.
IEEE Trans. Very Large Scale Integr. Syst., 2020

Toward a Fault-Tolerant Star Tracker for Small Satellite Applications.
IEEE Trans. Aerosp. Electron. Syst., 2020

Radiation Hardened Digital Direct Synthesizer With CORDIC for Spaceborne Applications.
IEEE Access, 2020

2019
Enhancing Instruction TLB Resilience to Soft Errors.
IEEE Trans. Computers, 2019

Protection Scheme for Star Tracker Images.
IEEE Trans. Aerosp. Electron. Syst., 2019

ACME: A Tool to Improve Configuration Memory Fault Injection in SRAM-Based FPGAs.
IEEE Access, 2019

2018
A Comparison of Dual Modular Redundancy and Concurrent Error Detection in Finite Impulse Response Filters Implemented in SRAM-Based FPGAs Through Fault Injection.
IEEE Trans. Circuits Syst. II Express Briefs, 2018


  Loading...