Luis Pizano-Escalante
Orcid: 0000-0001-7034-8967Affiliations:
- ITESO, Universidad Jesuita de Guadalajara, Mexico
According to our database1,
Luis Pizano-Escalante
authored at least 16 papers
between 2013 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
Cachedia: An Environment for Efficient Cache Verification With Graphic Visualization for Debugging.
IEEE Access, 2025
2024
IEEE Internet Things J., 2024
Application of Machine Learning Techniques to Characterize AI Benchmarks Using Hardware Events.
Proceedings of the 21st International Conference on Electrical Engineering, 2024
2023
Application of Machine Learning Techniques to Characterize Floating Point Benchmarks using Hardware Events.
Proceedings of the 20th International Conference on Electrical Engineering, 2023
2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
2020
IEEE Internet Things J., 2020
2019
IEEE Des. Test, 2019
2018
Integr., 2018
Proceedings of the 10th IEEE Latin-American Conference on Communications, 2018
Half-Precision Floating-Point Multiplier IP Core Based on 130 Nm CMOS ASIC Technology.
Proceedings of the 10th IEEE Latin-American Conference on Communications, 2018
2015
2013
Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximation.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013