Luis Pizano-Escalante

Orcid: 0000-0001-7034-8967

Affiliations:
  • ITESO, Universidad Jesuita de Guadalajara, Mexico


According to our database1, Luis Pizano-Escalante authored at least 14 papers between 2013 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
Vector Accelerator Unit for Caravel.
IEEE Embed. Syst. Lett., March, 2024

Efficient Optimal Linear Estimation for CPM: An Information Fusion Approach.
IEEE Internet Things J., 2024

2023
Application of Machine Learning Techniques to Characterize Floating Point Benchmarks using Hardware Events.
Proceedings of the 20th International Conference on Electrical Engineering, 2023

2022
Modular Arithmetic CPM for SDR Platforms.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Monitoring of water quality in a shrimp farm using a FANET.
Internet Things, 2022

2020
Low-Complexity Maximum-Likelihood Detector for IoT BLE Devices.
IEEE Internet Things J., 2020

2019
Simulation Model to Predict BER Based on S-Parameters of High-Speed Interconnects.
IEEE Des. Test, 2019

2018
On-chip implementation of a low-latency bit-accurate reciprocal square root unit.
Integr., 2018

Digital linear GFSK demodulator for IoT devices.
IET Commun., 2018

IEEE-754 Half-Precision Floating-Point Low-Latency Reciprocal Square Root IP-Core.
Proceedings of the 10th IEEE Latin-American Conference on Communications, 2018

Half-Precision Floating-Point Multiplier IP Core Based on 130 Nm CMOS ASIC Technology.
Proceedings of the 10th IEEE Latin-American Conference on Communications, 2018

2015
Fast bit-accurate reciprocal square root.
Microprocess. Microsystems, 2015

2013
Fast fixed-point divider based on Newton-Raphson method and piecewise polynomial approximation.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013

NoC-based hardware function libraries for running multiple DSP algorithms.
Proceedings of the 2012 International Conference on Reconfigurable Computing and FPGAs, 2013


  Loading...