Minyoung Jo
Orcid: 0000-0002-7297-0212
According to our database1,
Minyoung Jo authored at least 3 papers
between 2024 and 2026.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2026
DPe-CIM: A 4T-1C Dual-Port eDRAM-Based Compute-in-Memory for Simultaneous Computing and Refresh With Adaptive Refresh and Data Conversion Reduction Scheme.
IEEE J. Solid State Circuits, June, 2026
2024
A Charge-Domain 4T2C eDRAM Compute-in-Memory Macro With Enhanced Variation Tolerance and Low-Overhead Data Conversion Schemes.
IEEE Trans. Circuits Syst. II Express Briefs, April, 2024
DPe-CIM: A 4T1C Dual-Port eDRAM Compute-in-Memory for Simultaneous Computing and Refresh with Adaptive Refresh and Data Conversion Reduction Scheme.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2024