Nima Kavand
Orcid: 0000-0002-4588-5303
According to our database1,
Nima Kavand
authored at least 17 papers
between 2022 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Verilog-A Look-Up Table Model of a TIG-RFET Compatible with 22 nm FDSOI Design Rules Satisfying Gummel Symmetry.
Proceedings of the 14th International Conference on Modern Circuits and Systems Technologies, 2025
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2025
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2025
Proceedings of the Great Lakes Symposium on VLSI 2025, GLSVLSI 2025, New Orleans, LA, USA, 30 June 2025, 2025
2024
IEEE Trans. Inf. Forensics Secur., 2024
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2024
Flip-Lock: A Flip-Flop-Based Logic Locking Technique for Thwarting ML-based and Algorithmic Structural Attacks.
Proceedings of the Great Lakes Symposium on VLSI 2024, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Dynamic Reconfigurable Security Cells Based on Emerging Devices Integrable in FDSOI Technology.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2024
2023
J. Grid Comput., December, 2023
Design of Energy-Efficient RFET-Based Exact and Approximate 4:2 Compressors and Multipliers.
IEEE Trans. Circuits Syst. II Express Briefs, September, 2023
Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023
Special Session: Mitigating Side-Channel Attacks Through Circuit to Application Layer Approaches.
Proceedings of the International Conference on Hardware/Software Codesign and System Synthesis, 2023
2022
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022
ENTANGLE: An Enhanced Logic-locking Technique for Thwarting SAT and Structural Attacks.
Proceedings of the GLSVLSI '22: Great Lakes Symposium on VLSI 2022, Irvine CA USA, June 6, 2022