Odysseas Chatzopoulos

According to our database1, Odysseas Chatzopoulos authored at least 13 papers between 2021 and 2025.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2025
NAVIgator: Exploring the Voltage Limits of AMD NAVI GPUs for Energy Efficient Computing.
Proceedings of the 31st IEEE International Symposium on On-Line Testing and Robust System Design, 2025

Accurate Analysis of Silent Data Corruptions in Programmable AI Accelerator Microarchitectures.
Proceedings of the 31st IEEE International Symposium on On-Line Testing and Robust System Design, 2025

Veritas - Demystifying Silent Data Corruptions: μArch-Level Modeling and Fleet Data of Modern x86 CPUs.
Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2025

From Gates to SDCs: Understanding Fault Propagation Through the Compute Stack.
Proceedings of the Design, Automation & Test in Europe Conference, 2025

2024
Security and RAS in the Computing Continuum.
CoRR, 2024

SimPoint-Based Microarchitectural Hotspot & Energy-Efficiency Analysis of RISC-V OoO CPUs.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2024

Harpocrates: Breaking the Silence of CPU Faults through Hardware-in-the-Loop Program Generation.
Proceedings of the 51st ACM/IEEE Annual International Symposium on Computer Architecture, 2024

Gem5-MARVEL: Microarchitecture-Level Resilience Analysis of Heterogeneous SoC Architectures.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2024

Silent Data Corruptions in Computing Systems: Early Predictions and Large-Scale Measurements.
Proceedings of the IEEE European Test Symposium, 2024

Special Session: Security and RAS in the Computing Continuum.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2024

2023
Estimating the Failures and Silent Errors Rates of CPUs Across ISAs and Microarchitectures.
Proceedings of the IEEE International Test Conference, 2023

Energy Efficiency of Out-of-Order CPUs: Comparative Study and Microarchitectural Hotspot Characterization of RISC-V Designs.
Proceedings of the IEEE International Symposium on Workload Characterization, 2023

2021
Towards Accurate Performance Modeling of RISC-V Designs.
CoRR, 2021


  Loading...