Øivind Næss

According to our database1, Øivind Næss authored at least 31 papers between 2000 and 2013.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2013
An IR-UWB Transmitter for Ranging Systems.
IEEE Trans. Circuits Syst. II Express Briefs, 2013

An inductorless 3-5 GHz band-pass filter with tunable center frequency in 90 nm CMOS.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

A 3-5 GHz IR-UWB receiver front-end for wireless sensor networks.
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013

2012
Continuous-time single-symbol IR-UWB symbol detection.
Proceedings of the IEEE 25th International SOC Conference, 2012

An inductorless 6-Path band-pass filter with tunable center frequency for UWB applications.
Proceedings of the IEEE International Conference on Ultra-Wideband, 2012

Live demonstration: IR-UWB transceiver with localization based on ToF technique suitable for wireless capsule endoscopy.
Proceedings of the 2012 IEEE Biomedical Circuits and Systems Conference, 2012

A variable-gain single-bit ultra-wideband quantizer for baseband receiver front-end.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

Continuous-time symbol detector for IR-UWB rake receiver in 90 nm CMOS.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2012

2011
A 5.2 pJ/pulse impulse radio pulse generator in 90 nm CMOS.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

2010
Continuous-time CMOS quantizer for ultra-wideband applications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

A novel 6.5 pJ/pulse impulse radio pulse generator for RFID tags.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2006
Switched pseudo floating-gate reconfigurable linear threshold elements.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2006), 2006

2004
Basic Multiple-Valued Functions Using Recharge CMOS Logic.
Proceedings of the 34th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2004), 2004

2003
A low voltage second order biquad using pseudo floating-gate transistors.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

Exploiting hyperbolic functions to increase linearity in low-voltage floating-gate transconductance amplifiers.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
Tunable floating-gate low-voltage transconductor.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

Novel floating-gate multiple-valued signal to binary signal converters for multiple-valued CMOS logic.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

A novel floating-gate multiple-valued CMOS full-adder.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

A novel floating-gate binary signal to multiple-valued signal converter for multiple-valued CMOS logic.
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002

A novel floating-gate multiple-valued signal to binary signal converter.
Proceedings of the 2002 9th IEEE International Conference on Electronics, 2002

2001
Exploiting sinh and tanh shaped ultra low-voltage floating-gate transconductance amplifiers to reduce harmonic distortion.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

Floating-gate CMOS differential analog inverter for ultra low-voltage applications.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

Extreme low-voltage floating-gate CMOS transconductance amplifier.
Proceedings of the 2001 International Symposium on Circuits and Systems, 2001

A novel low-voltage floating-gate CMOS transconductance amplifier with sinh (tanh) shaped output current.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

A 0.3 V floating-gate differential amplifier input stage with tunable gain.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

A method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

Novel reconfigurable two-MOSFET UV-programmable floating-gate circuits for CARRY, NAND, NOR or INVERT functions.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

2000
Tunable ultralow voltage transconductance amplifier and GmC filter.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Ultralow-voltage floating-gate analog multiplier with tunable linearity.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Ultra low-voltage floating-gate transconductance amplifier.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

Ultra low-voltage floating-gate transconductance amplifier with tunable gain and linearity.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000


  Loading...