Saied Hemati
Orcid: 0000-0001-5616-8070
According to our database1,
Saied Hemati
authored at least 38 papers
between 2003 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2020
2019
Human-in-the-loop Learning for Personalized Diet Monitoring from Unstructured Mobile Data.
ACM Trans. Interact. Intell. Syst., 2019
IEEE Trans. Commun., 2019
2018
J. Signal Process. Syst., 2018
Proceedings of the IEEE 61st International Midwest Symposium on Circuits and Systems, 2018
Proceedings of the IECON 2018, 2018
2017
2016
Proceedings of the 9th International Symposium on Turbo Codes and Iterative Information Processing, 2016
Proceedings of the 18th IEEE International Conference on e-Health Networking, 2016
2015
Proceedings of the 26th IEEE International Conference on Application-specific Systems, 2015
2014
High-Throughput Energy-Efficient LDPC Decoders Using Differential Binary Message Passing.
IEEE Trans. Signal Process., 2014
Proceedings of the IEEE 25th International Conference on Application-Specific Systems, 2014
2013
IEEE Trans. Signal Process., 2013
2012
IEEE Commun. Lett., 2012
Proceedings of the 10th IEEE International NEWCAS Conference, 2012
2010
IEEE Trans. Signal Process., 2010
IEEE Trans. Commun., 2010
IEEE Trans. Commun., 2010
IEEE Trans. Circuits Syst. II Express Briefs, 2010
Proceedings of the Global Communications Conference, 2010
Proceedings of the 48th Annual Allerton Conference on Communication, 2010
2009
Proceedings of the Global Communications Conference, 2009. GLOBECOM 2009, Honolulu, Hawaii, USA, 30 November, 2009
2007
2006
Dynamics and performance analysis of analog iterative decoding for low-density parity-check (LDPC) codes.
IEEE Trans. Commun., 2006
A 0.18-$muhbox m$CMOS Analog Min-Sum Iterative Decoder for a (32, 8) Low-Density Parity-Check (LDPC) Code.
IEEE J. Solid State Circuits, 2006
2005
Proceedings of the 2005 IEEE International Symposium on Information Theory, 2005
An 80-Mb/s 0.18-μm CMOS analog min-sum iterative decoder for a (32, 8, 10) LDPC code.
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
2004
Proceedings of the 2004 IEEE International Symposium on Information Theory, 2004
Comparison between continuous-time asynchronous and discrete-time synchronous iterative decoding.
Proceedings of the Global Telecommunications Conference, 2004. GLOBECOM '04, Dallas, Texas, USA, 29 November, 2004
2003
A current mode maximum winner-take-all circuit with low voltage requirement for min-sum analog iterative decoders.
Proceedings of the 2003 10th IEEE International Conference on Electronics, 2003
Proceedings of the 13th ACM Great Lakes Symposium on VLSI 2003, 2003