Saurabh Gupta

Orcid: 0000-0002-7817-1323

Affiliations:

NVIDIA Corporation, Santa Clara, CA, USA
Southern Methodist University, Dallas, TX, USA (former)

According to our database¹, Saurabh Gupta authored at least 5 papers between 2017 and 2020.

Collaborative distances:

Dijkstra number² of five.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Bibliography

2020

A Novel Graph-Coloring-Based Solution for Low-Power Scan Shift.

[BibT_eX]

[DOI]

IEEE Des. Test, 2020

2019

Innovate Practices on CyberSecurity of Hardware Semiconductor Devices.

[BibT_eX]

[DOI]

Proceedings of the 37th IEEE VLSI Test Symposium, 2019

2018

Efficient parallel testing: A configurable and scalable broadcast network design using IJTAG.

[BibT_eX]

[DOI]

Saurabh Gupta

Jae Wu

Jennifer Dworak

Proceedings of the 36th IEEE VLSI Test Symposium, 2018

2017

Mitigating simple power analysis attacks on LSIB key logic.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE North Atlantic Test Workshop, 2017

Increasing IJTAG bandwidth and managing security through parallel locking-SIBs.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Test Conference, 2017

Saurabh Gupta

Timeline

Legend:

Links

Online presence:

On csauthors.net:

Bibliography

Loading...