Seung-Jai Min

According to our database1, Seung-Jai Min authored at least 17 papers between 1994 and 2011.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2011
Automatic Scaling of OpenMP Beyond Shared Memory.
Proceedings of the Languages and Compilers for Parallel Computing, 2011

2010
A programming model performance study using the NAS parallel benchmarks.
Sci. Program., 2010

2009
Cetus: A Source-to-Source Compiler Infrastructure for Multicores.
Computer, 2009

OpenMP to GPGPU: a compiler framework for automatic translation and optimization.
Proceedings of the 14th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming, 2009

2008
Optimizing irregular shared-memory applications for clusters.
Proceedings of the 22nd Annual International Conference on Supercomputing, 2008

2007
Programming Distributed Memory Systems Using OpenMP.
Proceedings of the 21th International Parallel and Distributed Processing Symposium (IPDPS 2007), 2007

2006
Can Transactions Enhance Parallel Programs?
Proceedings of the Languages and Compilers for Parallel Computing, 2006

2004
Combined compile-time and runtime-driven, pro-active data movement in software DSM systems.
Proceedings of the 7th Workshop on languages, 2004

2003
Optimizing OpenMP Programs on Software Distributed Shared Memory Systems.
Int. J. Parallel Program., 2003

Supporting Realistic OpenMP Applications on a Commodity Cluster of Workstations.
Proceedings of the OpenMP Shared Memory Parallel Programming, 2003

2002
Towards OpenMP Execution on Software Distributed Shared Memory Systems.
Proceedings of the High Performance Computing, 4th International Symposium, 2002

Is OpenMP for Grids?.
Proceedings of the 16th International Parallel and Distributed Processing Symposium (IPDPS 2002), 2002

2001
Portable Compilers for OpenMP.
Proceedings of the OpenMP Shared Memory Parallel Programming, 2001

2000
Multi-thread VLIW processor architecture for HDTV decoding.
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000

1999
A single-chip HDTV A/V decoder for low cost DTV receiver.
IEEE Trans. Consumer Electron., 1999

1994
Stereo Correspondence with Discrete-Time Cellular Neural Networks.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

A Study on the Stochastic Computation Using the Ratio of One Pulses and Zero Pulses.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994


  Loading...