Seunghee Shin

According to our database1, Seunghee Shin authored at least 12 papers between 2016 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Litmus: Fair Pricing for Serverless Computing.
CoRR, 2024

2023
DevIOus: Device-Driven Side-Channel Attacks on the IOMMU.
Proceedings of the 44th IEEE Symposium on Security and Privacy, 2023

2021
FlashCube: Fast Provisioning of Serverless Functions with Streamlined Container Runtimes.
Proceedings of the PLOS '21: Proceedings of the 11th Workshop on Programming Languages and Operating Systems, 2021

Efficient Split Counter Mode Encryption for NVM.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2021

Designing GPU Architecture for Memory Bandwidth Reservation.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2021

Improving the Heavy Re-encryption Overhead of Split Counter Mode Encryption for NVM.
Proceedings of the 39th IEEE International Conference on Computer Design, 2021

2020
Baoverlay: a block-accessible overlay file system for fast and efficient container storage.
Proceedings of the SoCC '20: ACM Symposium on Cloud Computing, 2020

2018
Neighborhood-Aware Address Translation for Irregular GPU Applications.
Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, 2018

Scheduling Page Table Walks for Irregular GPU Applications.
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018

2017
Proteus: a flexible and fast software supported hardware logging approach for NVM.
Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, 2017

Hiding the Long Latency of Persist Barriers Using Speculative Execution.
Proceedings of the 44th Annual International Symposium on Computer Architecture, 2017

2016
Dense Footprint Cache: Capacity-Efficient Die-Stacked DRAM Last Level Cache.
Proceedings of the Second International Symposium on Memory Systems, 2016


  Loading...