Shao-Chang Huang

According to our database¹, Shao-Chang Huang authored at least 21 papers between 2011 and 2023.

Collaborative distances:

Dijkstra number² of five.
Erdős number³ of four.

Timeline

Legend:

Book

In proceedings

Article

PhD thesis

Dataset

Other

Links

On csauthors.net:

Bibliography

2023

A GaN Gate Driver with On-chip Adaptive On-time Controller and Negative Current Slope Detector.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Solid- State Circuits Conference, 2023

3D Wireless Power Transfer with Noise Cancellation Technique for -62dB Noise Suppression and 90.1% Efficiency.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Solid- State Circuits Conference, 2023

A Concise Electrothermal Model to Characterize the Thermal Safe-Operating Area of Power Transistor.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Reliability Physics Symposium, 2023

Transmission Line Pulse Width Impacting on Device Performances.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Consumer Electronics - Taiwan, 2023

Optimizing Device Metal Routing Layouts by the Simulation Tool.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Consumer Electronics - Taiwan, 2023

Bipolar Transistors' Holding Phenomena.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Consumer Electronics - Taiwan, 2023

2022

EOS Endurance Power Circuits without Depletion Mode Devices.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2022

Gate Voltages Impacting on Latch-up Measurements.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2022

Optimizing 20V LDNMOS Transistors for PMIC Applications by Simulation Tools.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2022

Reducing Large LDNMOSFET Substrate Currents by Modifying Isolation Ring Voltages.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2022

2021

Optimizing Power IC Layouts by Simulation Tools.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2021

Creating Output Buffer Circuits by Karnaugh Maps.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2021

Signal Control Switching Applied on Large Array Devices' Layouts.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics-Taiwan, 2021

2020

Signal Control Switching for Improving Large Array Devices' ESD Performances.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2020

The Correlations between ESD and TLP in Large Array Devices.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2020

2019

Analyzing Gate-Driven Circuit Parameters for Adding ESD Performances.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Conference on Consumer Electronics - Taiwan, 2019

Package and Chip Accelerated Aging Methods for Power MOSFET Reliability Evaluation.

[BibT_eX]

[DOI]

Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2019

2018

Improving ESD protection of 5V NMOSFET large array device in 0.4μm BCD process.

[BibT_eX]

[DOI]

Microelectron. Reliab., 2018

2012

Fast Transient (FT) Technique With Adaptive Phase Margin (APM) for Current Mode DC-DC Buck Converters.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., 2012

Embedded I/O PAD Circuit Design for OTP Memory Power-Switch Functionality.

[BibT_eX]

[DOI]

IEEE Trans. Very Large Scale Integr. Syst., 2012

2011

Substrate Pick-Up Impacting on ESD Performances of Cascode NMOS Transistors.

[BibT_eX]

[DOI]

Shao-Chang Huang

Ke-Horng Chen

IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2011

Shao-Chang Huang

Timeline

Legend:

Links

On csauthors.net:

Bibliography

Loading...