Stefan Lachowicz

Orcid: 0000-0001-8262-2898

According to our database1, Stefan Lachowicz authored at least 15 papers between 1998 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
The impact of graph symmetry on the number of driver nodes in complex networks.
J. Frankl. Inst., 2021

2020
A Graph Automorphic Approach for Placement and Sizing of Charging Stations in EV Network Considering Traffic.
IEEE Trans. Smart Grid, 2020

Robust Placement and Sizing of Charging Stations From a Novel Graph Theoretic Perspective.
IEEE Access, 2020

Cyber-Security Constrained Placement of FACTS Devices in Power Networks From a Novel Topological Perspective.
IEEE Access, 2020

2009
Numerically controlled oscillators using linear approximation.
Proceedings of the 19th International Conference on Field Programmable Logic and Applications, 2009

2008
Fast Evaluation of the Square Root and Other Nonlinear Functions in FPGA.
Proceedings of the 4th IEEE International Symposium on Electronic Design, 2008

2006
3D-SoftChip: A Novel Architecture for Next-Generation Adaptive Computing Systems.
EURASIP J. Adv. Signal Process., 2006

Joint Optimization in Capacity Design of Networks with p-Cycle Using the Fundamental Cycle Set.
Proceedings of the Global Telecommunications Conference, 2006. GLOBECOM '06, San Francisco, CA, USA, 27 November, 2006

2005
3D-SoftChip: A Novel 3D Vertically Integrated Adaptive Computing System.
Proceedings of the VLSI-SoC: From Systems To Silicon, 2005

2004
A Novel Design of Beam Steering n-phase OPTO-ULSI Processor for IIPS.
Proceedings of the 2nd IEEE International Workshop on Electronic Design, 2004

1999
Self-timed MESFET gallium arsenide circuit techniques for a direct digital frequency synthesiser.
Proceedings of the ISSPA '99. Proceedings of the Fifth International Symposium on Signal Processing and its Applications, 1999

Self-Timed Techniques for Low-Power Digital Arithmetic in GaAs VLSI.
Proceedings of the VLSI: Systems on a Chip, 1999

Low Power Techniques for Digital GaAs VLSI.
Proceedings of the 9th Great Lakes Symposium on VLSI (GLS-VLSI '99), 1999

1998
A parameter search technique to build an ARMA model.
Proceedings of the Knowledge-Based Intelligent Electronic Systems, 1998

Smart Pixel Implementation of a 2-D Parallel Nucleic Wavelet Transform for Mobile Multimedia Communications.
Proceedings of the 1998 Design, 1998


  Loading...