Szymon Kulis
Orcid: 0000-0002-0810-7086
According to our database1,
Szymon Kulis
authored at least 7 papers
between 2019 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2025
Validity and Reliability of a Mobile Device Application for Assessing Motor Performance in the 30-Second Sit-to-Stand Test.
IEEE Access, 2025
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2025
2024
Intra and Inter-Device Reliabilities of the Instrumented Timed-Up and Go Test Using Smartphones in Young Adult Population.
Sensors, May, 2024
2023
Smart-Redundancy With In Memory ECC Checking: Low-Power SEE-Resistant FPGA Architectures.
IEEE Trans. Very Large Scale Integr. Syst., August, 2023
2020
A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit With High Speed Feed Forward Correction in 65 nm CMOS.
IEEE Trans. Circuits Syst. I Fundam. Theory Appl., 2020
2019
A High-resolution, Wide-range, Radiation-hard Clock Phase-shifter in a 65 nm CMOS Technology.
Proceedings of the 26th International Conference on Mixed Design of Integrated Circuits and Systems, 2019
A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS.
Proceedings of the 10th IEEE Latin American Symposium on Circuits & Systems, 2019