Valentijn De Smedt

Orcid: 0000-0002-6385-253X

According to our database1, Valentijn De Smedt authored at least 22 papers between 2008 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
A Dual-Inductor Ladder Buck Converter for Li-Ion Battery-Operated Sub-Volt SoCs.
IEEE J. Solid State Circuits, February, 2024

2022
An On-chip Voltage Mode Control Circuit with Operation Mode Switch for Phase-shifted Full-bridge Isolated DC-DC Bus Converters.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

A 400V Gate Driver with Complementary Slope Sensing ZVS Detector and High Voltage Level Shifter for Full-Bridge Phase-Shifted Converters.
Proceedings of the 20th IEEE Interregional NEWCAS Conference, 2022

2021
Pseudo-Differential Time-Domain Integrator Using Charge-Based Time-Domain Circuits.
Proceedings of the 12th IEEE Latin America Symposium on Circuits and System, 2021

A 0.18 pJ/Step Time-Domain 1st Order ΔΣ Capacitance-to-Digital Converter in 65-nm CMOS.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
A Novel Hybrid Buck-Boost Converter Topology for Li-ion Batteries with Increased Efficiency.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020

2019
A Low Noise Fault Tolerant Radiation Hardened 2.56 Gbps Clock-Data Recovery Circuit with High Speed Feed Forward Correction in 65 nm CMOS.
Proceedings of the 10th IEEE Latin American Symposium on Circuits & Systems, 2019

2016
A 650 V, 3 A three-phase fully-integrated BLDC motor driver with charge pump and level shifters.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016

2015
Development of an Ultralow-Power Injection-Locked PSK Receiver Architecture.
IEEE Trans. Circuits Syst. II Express Briefs, 2015

2014
Transient Behavior and Phase Noise Performance of Pulsed-Harmonic Oscillators.
IEEE Trans. Circuits Syst. I Regul. Pap., 2014

Design of a frequency reference based on a PVT-independent transmission line delay.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

2013
Supply-Noise-Resilient Design of a BBPLL-Based Force-Balanced Wheatstone Bridge Interface in 130-nm CMOS.
IEEE J. Solid State Circuits, 2013


A 40nm-CMOS, 72 µW injection-locked timing reference and 1.8 Mbit/s coordination receiver for wireless sensor networks.
Proceedings of the ESSCIRC 2013, 2013

A low-power and low-voltage BBPLL-based sensor interface in 130nm CMOS for wireless sensor networks.
Proceedings of the Design, Automation and Test in Europe, 2013

2012
A 127 μW exact timing reference for Wireless Sensor Networks based on injection locking.
Proceedings of the 38th European Solid-State Circuit conference, 2012

2011
A 0.6V to 1.6V, 46μW voltage and temperature independent 48 MHz pulsed LC oscillator for RFID tags.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2011

2010
A 0.5 V-1.4 V supply-independent frequency-based analog-to-digital converter with fast start-up time for wireless sensor networks.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

2009
Erratum to "A 66 µW 86 ppm°C Fully-Integrated 6 MHz Wienbridge Oscillator With a 172 dB Phase Noise FOM" [Jul 09 1990-2001].
IEEE J. Solid State Circuits, 2009

A 66 µW 86 ppm° C Fully-Integrated 6 MHz Wienbridge Oscillator With a 172 dB Phase Noise FOM.
IEEE J. Solid State Circuits, 2009

A 0.4-1.4V 24MHz fully integrated 33µW, 104ppm/V supply-independent oscillator for RFIDs.
Proceedings of the 35th European Solid-State Circuits Conference, 2009

2008
A fully-integrated Wienbridge topology for ultra-low-power 86ppm/°C 65nm CMOS 6MHz clock reference with amplitude regulation.
Proceedings of the ESSCIRC 2008, 2008


  Loading...