Theodor Hillebrand
According to our database1,
Theodor Hillebrand
authored at least 17 papers
between 2016 and 2018.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2018
Microelectron. Reliab., 2018
On-line monitoring and error correction in sensor interface circuits using digital calibration techniques.
Proceedings of the 36th IEEE VLSI Test Symposium, 2018
Proceedings of the 15th International Conference on Synthesis, 2018
Proceedings of the 15th International Conference on Synthesis, 2018
Proceedings of the 25th International Conference "Mixed Design of Integrated Circuits and System", 2018
Proceedings of the 24th IEEE International Symposium on On-Line Testing And Robust System Design, 2018
Proceedings of the 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2018
2017
Design and Verification of Analog CMOS Circuits Using the <i>g</i> <sub>m</sub>/<i>I</i> <sub>D</sub>-Method with Age-Dependent Degradation Effects.
J. Low Power Electron., 2017
Variation- and degradation-aware stochastic behavioral modeling of analog circuit components.
Proceedings of the 14th International Conference on Synthesis, 2017
Proceedings of the 14th International Conference on Synthesis, 2017
2016
Design and verification of analog CMOS circuits using the gm/ID-method with age-dependent degradation effects.
Proceedings of the 26th International Workshop on Power and Timing Modeling, 2016
Degradation and temperature analysis of voltage-controlled ring oscillators for robust and reliable oscillator designs in a 65nm bulk CMOS process.
Proceedings of the 2016 MIXDES, 2016
Parameter identification for behavioral modeling of analog components including degradation.
Proceedings of the 2016 MIXDES, 2016
Stochastic LUT-based reliability-aware design method for operation point dependent CMOS circuits.
Proceedings of the 2016 MIXDES, 2016
Temperature- and aging-resistant inverter for robust and reliable time to digital circuit designs in a 65nm bulk CMOS process.
Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design, 2016
Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design, 2016
Proceedings of the Workshop on Early Reliability Modeling for Aging and Variability in Silicon Systems, 2016