Vishesh Mishra

Orcid: 0000-0001-6867-4587

According to our database1, Vishesh Mishra authored at least 16 papers between 2020 and 2024.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
Security Implications of Approximation: A Study of Trojan Attacks on Approximate Adders and Multipliers.
Proceedings of the 37th International Conference on VLSI Design and 23rd International Conference on Embedded Systems, 2024

2023
VADF: Versatile Approximate Data Formats for Energy-Efficient Computing.
ACM Trans. Embed. Comput. Syst., October, 2023

B2T: The Third Logical Value of a Bit.
IACR Cryptol. ePrint Arch., 2023

DARK-Adders: Digital Hardware Trojan Attack on Block-based Approximate Adders.
Proceedings of the 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems, 2023

Novel, Configurable Approximate Floating-point Multipliers for Error-Resilient Applications.
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023

Aiding to Multimedia Accelerators: A Hardware Design for Efficient Rounding of Binary Floating Point Numbers.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

2022
VMEO: Vector Modeling Errors and Operands for Approximate adders.
IACR Cryptol. ePrint Arch., 2022

On the Performance and Optimization of HAPS Assisted Dual-Hop Hybrid RF/FSO System.
IEEE Access, 2022

EFCSA: An Efficient Carry Speculative Approximate Adder with Rectification.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022

HPAM: An 8-bit High-Performance Approximate Multiplier Design for Error Resilient Applications.
Proceedings of the 23rd International Symposium on Quality Electronic Design, 2022

AxLEAP: Enabling Low-Power Approximations Through Unified Power Format.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

ART-MAC: Approximate Rounding and Truncation based MAC Unit for Fault-Tolerant Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022

MEGA-MAC: A Merged Accumulation based Approximate MAC Unit for Error Resilient Applications.
Proceedings of the GLSVLSI '22: Great Lakes Symposium on VLSI 2022, Irvine CA USA, June 6, 2022

2021
Performance Analysis of HAPS Assisted Dual-Hop Hybrid RF/FSO System.
Proceedings of the 94th IEEE Vehicular Technology Conference, 2021

SAM: A Segmentation Based Approximate Multiplier for Error Tolerant Applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

2020
An Approximate Carry Estimating Simultaneous Adder with Rectification.
Proceedings of the GLSVLSI '20: Great Lakes Symposium on VLSI 2020, 2020


  Loading...