Xin Cheng

Orcid: 0000-0001-8680-578X

Affiliations:
  • Hefei University of Technology, School of Electronic Science and Applied Physics, China
  • Chinese Academy of Sciences, Institute of Electronics, Beijing, China (PhD 2012)


According to our database1, Xin Cheng authored at least 36 papers between 2014 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Lightweight and flexible hardware implementation of authenticated encryption algorithm SIMON-Galois/Counter Mode.
Int. J. Circuit Theory Appl., December, 2023

An Energy-Efficient Binary-Interfaced Stochastic Multiplier Using Parallel Datapaths.
IEEE Trans. Very Large Scale Integr. Syst., September, 2023

A true random number generator with high bit rate and low energy efficiency.
Int. J. Circuit Theory Appl., July, 2023

Highly Accurate and Energy Efficient Binary-Stochastic Multipliers for Fault-Tolerant Applications.
IEEE Trans. Circuits Syst. II Express Briefs, February, 2023

2022
MSE-Net: generative image inpainting with multi-scale encoder.
Vis. Comput., 2022

STPNet: A Spatial-Temporal Propagation Network for Background Subtraction.
IEEE Trans. Circuits Syst. Video Technol., 2022

Design and Implementation of SRAM for LUT and CLB Using Clocking Mechanism in Quantum-Dot Cellular Automata.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Gate-Controlled Memristor FPGA Model for Quantified Neural Network.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Weighted-Adder-Based Polynomial Computation Using Correlated Unipolar Stochastic Bitstreams.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

A general and efficient clocking scheme for majority logic in quantum-dot cellular automata.
Microelectron. J., 2022

Mathematical analysis and circuit emulator design of the three-valued memristor.
Integr., 2022

Reconfigurable multivalued memristor FPGA model for digital recognition.
Int. J. Circuit Theory Appl., 2022

High-accuracy mean circuits design by manipulating correlation for stochastic computing.
Int. J. Circuit Theory Appl., 2022

2021
A novel control circuit for piezoelectric energy harvesting.
Microelectron. J., 2021

Using correction parameters to improve real-time video interpolation in low-cost VLSI implementation.
Microelectron. J., 2021

A reconfigurable and compact hardware architecture of CLEFIA block cipher with multi-configuration.
Microelectron. J., 2021

An output capacitor-less low-dropout regulator with wide load capacitance and current ranges.
Int. J. Circuit Theory Appl., 2021

A high-resolution hybrid digital pulse width modulator with dual-edge-triggered flip-flops and hardware compensation.
Int. J. Circuit Theory Appl., 2021

A Feedback Architecture of High Speed True Random Number Generator based on Ring Oscillator.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021

2020
An Ultra-Low Cost Multilayer RAM in Quantum-Dot Cellular Automata.
IEEE Trans. Circuits Syst., 2020

A High Resolution DPWM Based on Synchronous Phase-Shifted Circuit and Delay Line.
IEEE Trans. Circuits Syst. I Regul. Pap., 2020

An Ultra-Low-Power Five-Input Majority Gate in Quantum-Dot Cellular Automata.
J. Circuits Syst. Comput., 2020

CFE: a convenient, flexible, and efficient clocking scheme for quantum-dot cellular automata.
IET Circuits Devices Syst., 2020

Algorithm-Hardware Co-Design of Real-Time Edge Detection for Deep-Space Autonomous Optical Navigation.
IEICE Trans. Inf. Syst., 2020

DM-IMCA: A dual-mode in-memory computing architecture for general purpose processing.
IEICE Electron. Express, 2020

High frequency and high efficiency DC-DC converter with sensorless adaptive-sizing technique.
IEICE Electron. Express, 2020

2019
Design and Analysis of a Novel Low-Power Exclusive-OR Gate Based on Quantum-Dot Cellular Automata.
J. Circuits Syst. Comput., 2019

A Fast and Accurate Edge Detection Algorithm for Real-Time Deep-Space Autonomous Optical Navigation.
Proceedings of the 10th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, 2019

A 30MHz Delay-Line-Based Buck Converter with 5.7%-94.8% Switching Duty Cycle.
Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems, 2019

A Single-Input Multi-Output Piezoelectric Energy Harvesting System Combining with P-SSHI and Cold Startup Circuit.
Proceedings of the 2019 IEEE Asia Pacific Conference on Circuits and Systems, 2019

2018
A 15 W wireless power receiver with an improved full-wave synchronous rectifier.
IEICE Electron. Express, 2018

A Qi compatible wireless power receiver with integrated full-wave synchronous rectifier.
Sci. China Inf. Sci., 2018

Study of High Voltage Deep Brain Stimulation.
Proceedings of the 2018 IEEE Asia Pacific Conference on Circuits and Systems, 2018

2017
An Output-Capacitorless Ultra-Low Power Low-Dropout Regulator.
J. Circuits Syst. Comput., 2017

A multi-core-based heterogeneous parallel turbo decoder.
IEICE Electron. Express, 2017

2014
Fast-Settling Feedforward Automatic Gain Control Based on a New Gain Control Approach.
IEEE Trans. Circuits Syst. II Express Briefs, 2014


  Loading...