Zhiwei Li
Orcid: 0000-0002-6238-2660Affiliations:
- National University of Defense Technology, College of Electronic Science and Technology, Changsha, China
- Arizona State University, School of Electrical, Computer and Energy Engineering, Tempe, AZ, USA
According to our database1,
Zhiwei Li
authored at least 29 papers
between 2016 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
An efficient numerical simulation method based on practical 1T1R devices measurement for compute in memory chip design.
Integr., 2025
2024
Efficient Parallel Polynomial-Based Compensation Structure for Frequency Response Mismatch in Two-Channel TI-ADCs.
IEEE Trans. Circuits Syst. II Express Briefs, February, 2024
A Seizure Prediction Method for Epilepsy Utilizing Lightweight Convolutional Neural Networks and Time-frequency Spectrograms of EEG Signals.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2024
A Timing Complementary 2T1R Analog Content-Addressable Memory Design for Multimodal Medical Diagnosis.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2024
2023
Unified Filter Order Estimate for Minimax-Designed Linear-Phase FIR Wideband and Lowpass Digital Differentiators.
Circuits Syst. Signal Process., November, 2023
ACM Trans. Design Autom. Electr. Syst., January, 2023
Adv. Intell. Syst., January, 2023
A High-speed and Low-power FPGA Implementation of Spiking Convolutional Neural Network Using Logarithmic Quantization.
Proceedings of the 19th International Conference on Natural Computation, 2023
2022
On the Compensation of Timing Mismatch in Two-Channel Time-Interleaved ADCs: Strategies and a Novel Parallel Compensation Structure.
IEEE Trans. Signal Process., 2022
IEEE Trans. Circuits Syst. II Express Briefs, 2022
CMQ: Crossbar-Aware Neural Network Mixed-Precision Quantization via Differentiable Architecture Search.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022
In Situ Learning in Hardware Compatible Multilayer Memristive Spiking Neural Network.
IEEE Trans. Cogn. Dev. Syst., 2022
IEEE J. Emerg. Sel. Topics Circuits Syst., 2022
Adv. Intell. Syst., 2022
2021
Binary Memristive Synapse Based Vector Neural Network Architecture and Its Application.
IEEE Trans. Circuits Syst. II Express Briefs, 2021
Neurocomputing, 2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Proceedings of the IEEE Asia Pacific Conference on Circuit and Systems, 2021
2020
Enhanced Spiking Neural Network with forgetting phenomenon based on electronic synaptic devices.
Neurocomputing, 2020
IET Circuits Devices Syst., 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
Quaternary synapses network for memristor-based spiking convolutional neural networks.
IEICE Electron. Express, 2019
A memristor-based convolutional neural network with full parallelization architecture.
IEICE Electron. Express, 2019
IEEE Access, 2019
A TaO<sub>x</sub>-Based Electronic Synapse With High Precision for Neuromorphic Computing.
IEEE Access, 2019
2018
Low-Consumption Neuromorphic Memristor Architecture Based on Convolutional Neural Networks.
Proceedings of the 2018 International Joint Conference on Neural Networks, 2018
2016
IEEE Trans. Very Large Scale Integr. Syst., 2016
A memristor random circuit breaker model accounting for stimulus thermal accumulation.
IEICE Electron. Express, 2016