Ashutosh Verma

Orcid: 0000-0003-0677-0623

According to our database1, Ashutosh Verma authored at least 12 papers between 1999 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Sorald: Automatic Patch Suggestions for SonarQube Static Analysis Violations.
IEEE Trans. Dependable Secur. Comput., 2023

2022
A 5G FR2 Power-Amplifier With an Integrated Power-Detector for Closed-Loop EIRP Control.
IEEE J. Solid State Circuits, 2022

Clustering Indian districts based on multidimensional demographic and climate data.
Proceedings of the 9th ACM International Conference on Systems for Energy-Efficient Buildings, 2022

A 16-Channel, 28/39GHz Dual-Polarized 5G FR2 Phased-Array Transceiver IC with a Quad-Stream IF Transceiver Supporting Non-Contiguous Carrier Aggregation up to 1.6GHz BW.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022

2019
A 28-nm 75-fs<sub>rms</sub> Analog Fractional- $N$ Sampling PLL With a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction.
IEEE J. Solid State Circuits, 2019

Performance Analysis of Decode-and-Forward based Hybrid RF/FSO-VLC system.
Proceedings of the 2019 IEEE International Conference on Advanced Networks and Telecommunications Systems, 2019

2017
Snowpack Density Retrieval Using Fully Polarimetric TerraSAR-X Data in the Himalayas.
IEEE Trans. Geosci. Remote. Sens., 2017

2009
A 10-Bit 500-MS/s 55-mW CMOS ADC.
IEEE J. Solid State Circuits, 2009

A 10b 500MHz 55mW CMOS ADC.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009

2006
Frequency-Based Measurement of Mismatches Between Small Capacitors.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006

2000
Simultaneous Module Selection and Scheduling for Power-Constrained Testing of Core Based Systems.
Proceedings of the 13th International Conference on VLSI Design (VLSI Design 2000), 2000

1999
A Polynomial-Time Algorithm for Power Constrained Testing of Core Based Systems.
Proceedings of the 8th Asian Test Symposium (ATS '99), 1999


  Loading...