Biwei Liu

According to our database1, Biwei Liu authored at least 14 papers between 2007 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
A hierarchical outlier detection method for spare parts transaction.
Int. J. Space Based Situated Comput., 2023

A multi-tiered spare parts inventory forecasting system.
Int. J. Space Based Situated Comput., 2023

HDDB: a High Density Digital Waveform Storage Method.
Proceedings of the 15th IEEE International Conference on ASIC, 2023

2022
MT-3000: a heterogeneous multi-zone processor for HPC.
CCF Trans. High Perform. Comput., 2022

2019
基于GBDT的电力计量设备故障预测 (Fault Prediction of Power Metering Equipment Based on GBDT).
计算机科学, 2019

2015
Simulation study of N-hit SET variation in differential cascade voltage switch logical circuits.
Sci. China Inf. Sci., 2015

2014
Different Mechanisms of Temperature Dependency of N-Hit SET in Bulk and PD-SOI Technology.
IEICE Trans. Electron., 2014

2013
Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells.
Microelectron. J., 2013

2012
Radiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism.
Microelectron. Reliab., 2012

Device-physics-based analytical model for SET pulse in sub-100 nm bulk CMOS Process.
Sci. China Inf. Sci., 2012

2009
Combinational logic SER estimation with the presence of re-convergence.
Proceedings of the 10th International Symposium on Quality of Electronic Design (ISQED 2009), 2009

2008
Analysis of Glitch Reconvergence in Combinational Logic SER Estimation.
Proceedings of the Second Asia International Conference on Modelling and Simulation, 2008

Fast and Accurate Estimate SET Voltage Pulses from Transient Currents Induced by Heavy Ion.
Proceedings of the Second Asia International Conference on Modelling and Simulation, 2008

2007
An On-Line Control Flow Checking Method for VLIW Processor.
Proceedings of the 13th IEEE Pacific Rim International Symposium on Dependable Computing (PRDC 2007), 2007


  Loading...