Chandan Bandyopadhyay

Orcid: 0000-0003-1958-3659

According to our database1, Chandan Bandyopadhyay authored at least 33 papers between 2013 and 2022.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2022
An improved synthesis technique for optical circuits using MIG and XMG.
Microelectron. J., 2022

An Online Testing Technique for the Detection of Control Nodes Displacement Faults (CNDF) in Reversible Circuits.
Proceedings of the VLSI Design and Test - 26th International Symposium, 2022

2021
An improved heuristic technique for nearest neighbor realization of quantum circuits in 2D architecture.
Integr., 2021

An ant colony based mapping of quantum circuits to nearest neighbor architectures.
Integr., 2021

Combining SWAPs and Remote Toffoli Gates in the Mapping to IBM QX Architectures.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2020
Linear Nearest Neighbor Realization of Quantum Circuits Using Clustering and Look-ahead Policy.
J. Circuits Syst. Comput., 2020

Post Synthesis-Optimization of Reversible Circuit using Template Matching.
Proceedings of the 2020 24th International Symposium on VLSI Design and Test (VDAT), 2020

Efficient Implementation of Nearest Neighbor Quantum Circuits Using Clustering with Genetic Algorithm.
Proceedings of the 50th IEEE International Symposium on Multiple-Valued Logic, 2020

2019
Design and synthesis of improved reversible circuits using AIG- and MIG-based graph data structures.
IET Comput. Digit. Tech., 2019

Improved Look-Ahead Approaches for Nearest Neighbor Synthesis of 1D Quantum Circuits.
Proceedings of the 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems, 2019

An Approach for Detection of Node Displacement Fault (NDF) in Reversible Circuit.
Proceedings of the VLSI Design and Test - 23rd International Symposium, 2019

Efficient Implementation of Fault-Tolerant 4: 1 Quantum Multiplexer (QMUX) Using Clifford+T-Group.
Proceedings of the IEEE International Symposium on Smart Electronic Systems, 2019

Fault-tolerant Quantum Implementation of 1-bit and 4-bit Comparator Circuit using Clifford+T-group.
Proceedings of the 9th International Symposium on Embedded Computing and System Design, 2019

2018
A template-based technique for efficient Clifford+T-based quantum circuit implementation.
Microelectron. J., 2018

Synthesis of circuits based on all-optical Mach-Zehnder Interferometers using Binary Decision Diagrams.
Microelectron. J., 2018

Improved circuit synthesis approach for exclusive-sum-of-product-based reversible circuits.
IET Comput. Digit. Tech., 2018

A Heuristic Qubit Placement Strategy for Nearest Neighbor Realization in 2D Architecture.
Proceedings of the VLSI Design and Test - 22nd International Symposium, 2018

A Novel Approach for Nearest Neighbor Realization of 2D Quantum Circuits.
Proceedings of the 2018 IEEE Computer Society Annual Symposium on VLSI, 2018

2017
Improving the Design of Nearest Neighbor Quantum Circuits in 2D Space.
Proceedings of the VLSI Design and Test - 21st International Symposium, 2017

Detection and localization of appearance faults in reversible circuits.
Proceedings of the 7th International Symposium on Embedded Computing and System Design, 2017

All optical design of cost efficient multiplier circuit using terahertz optical asymmetric demultiplexer.
Proceedings of the 7th International Symposium on Embedded Computing and System Design, 2017

2016
Improving the Realization of Multiple-Control Toffoli Gates Using the NCVW Quantum Gate Library.
Proceedings of the 29th International Conference on VLSI Design and 15th International Conference on Embedded Systems, 2016

BDD based synthesis technique for design of high-speed memristor based circuits.
Proceedings of the 20th International Symposium on VLSI Design and Test, 2016

Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation.
Proceedings of the 46th IEEE International Symposium on Multiple-Valued Logic, 2016

A testing scheme for mixed-control based reversible circuits.
Proceedings of the Sixth International Symposium on Embedded Computing and System Design, 2016

A synthesis approach for ESOP-based reversible circuit.
Proceedings of the 2016 International Conference on Advances in Computing, 2016

2015
All Optical Implementation of Mach-Zehnder Interferometer Based Reversible Sequential Counters.
Proceedings of the 28th International Conference on VLSI Design, 2015

2014
Improved Cube List Based Cube Pairing Approach for Synthesis of ESOP Based Reversible Logic.
Trans. Comput. Sci., 2014

All optical implementation of Mach-Zehnder interferometer based reversible sequential circuit.
Proceedings of the 18th International Symposium on VLSI Design and Test, 2014

Mach-Zehnder Interferometer Based All Optical Reversible Carry-Lookahead Adder.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014

A Cube Pairing Approach for Synthesis of ESOP-Based Reversible Circuit.
Proceedings of the IEEE 44th International Symposium on Multiple-Valued Logic, 2014

Diagnosis of SMGF in ESOP Based Reversible Logic Circuit.
Proceedings of the 2014 Fifth International Symposium on Electronic System Design, 2014

2013
ESOP-Based Synthesis of Reversible Circuit Using Improved Cube List.
Proceedings of the 2013 International Symposium on Electronic System Design, 2013


  Loading...