Changuk Lee
Orcid: 0000-0002-6390-4977Affiliations:
- Yonsei University, Seoul, South Korea
According to our database1,
Changuk Lee
authored at least 20 papers
between 2019 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
A 1024-Channel 268-nW/Pixel 36×36 μm<sup>2</sup>/Channel Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces.
IEEE J. Solid State Circuits, April, 2024
2023
A 0.5-ms 47.5-nJ Resistor-to-Digital Converter for Resistive BTEX Sensor Achieving 0.1-to-5 ppb Resolution.
IEEE J. Solid State Circuits, March, 2023
A 65-dB-SNDR Pipelined SAR ADC Using PVT-Robust Capacitively Degenerated Dynamic Amplifier.
IEEE J. Solid State Circuits, 2023
A 1024-Channel 268 nW/pixel 36x36 μm<sup>2</sup>/ch Data-Compressive Neural Recording IC for High-Bandwidth Brain-Computer Interfaces.
Proceedings of the 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), 2023
A 243μW 97.4dB-DR 50kHz-BW Multi-Rate CT Zoom ADC with Inherent DAC Mismatch Tolerance.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2023
An 11bit 360MS/s Pipelined SAR ADC with Dynamic Negative-C Assisted Residue Amplifier.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
2022
A 0.033-mm<sup>2</sup> 21.5-aF to 114.9-aF Resolution Continuous-Time Δ Σ Capacitance-to-Digital Converter Achieving Parasitic Capacitance Immunity Up to 480 pF.
IEEE J. Solid State Circuits, 2022
A Miniaturized Wireless Neural Implant With Body-Coupled Power Delivery and Data Transmission.
IEEE J. Solid State Circuits, 2022
A Miniaturized Wireless Neural Implant with Body-Coupled Data Transmission and Power Delivery for Freely Behaving Animals.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
2021
A 134-μW 99.4-dB SNDR Audio Continuous-Time Delta-Sigma Modulator With Chopped Negative-R and Tri-Level FIR-DAC.
IEEE J. Solid State Circuits, 2021
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021
Proceedings of the IEEE Custom Integrated Circuits Conference, 2021
A 0.033-mm<sup>2</sup> 21.5-aF Resolution Continuous-Time Delta-Sigma Capacitance-to-Digital Converter with Parasitic Capacitance Immunity up to 480pF.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2021
2020
A 6.5-μW 10-kHz BW 80.4-dB SNDR G<sub>m</sub>-C-Based CT ∆∑ Modulator With a Feedback-Assisted G<sub>m</sub> Linearization for Artifact-Tolerant Neural Recording.
IEEE J. Solid State Circuits, 2020
26.6 A 6.5µW 10kHz-BW 80.4dB-SNDR Continuous-Time ΔΣ Modulator with Gm-Input and 300mVpp Linear Input Range for Closed-Loop Neural Recording.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
23.8 A 41μW 16MS/s 99.2dB-SFDR Capacitively Degenerated Dynamic Amplifier with Nonlinear-Slope-Factor Compensation.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
9.2 A 134µW 24kHz-BW 103.5d8-DR CT ΔΣ Modulator with Chopped Negative-R and Tri-Level FIR DAC.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020
Design Considerations for External Compensation Approaches to OLED Display Degradation.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
Analysis and Design of Low-Power Continuous-Time Delta-Sigma Modulator Using Negative-R Assisted Integrator.
IEEE J. Solid State Circuits, 2019
Proceedings of the 45th IEEE European Solid State Circuits Conference, 2019