Chao Chen
Orcid: 0000-0001-7198-7867Affiliations:
- Southeast University, National Application Specific Integrated Circuit Research Center, Nanjing, China (PhD 2007)
According to our database1,
Chao Chen authored at least 26 papers
between 2012 and 2025.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2025
MPN-S: An Algorithm-Hardware Co-Designed Architecture for High-Efficiency Softmax Computation.
IEEE Trans. Circuits Syst. II Express Briefs, September, 2025
2024
A 0.65 V 4 dB NF 2.4 GHz Sub-Passive RF Down-Converter With Trans-Frequency Current-Reusing Scheme Achieving Low Flicker Noise and High Linearity.
IEEE Trans. Circuits Syst. I Regul. Pap., July, 2024
A 0.61-μW Fully Integrated Keyword-Spotting ASIC With Real-Point Serial FFT-Based MFCC and Temporal Depthwise Separable CNN.
IEEE J. Solid State Circuits, March, 2024
A 55 μ W 2.4 GHz wake-up receiver with offset-based peak detection achieving -90dBm sensitivity for IoT applications.
Microelectron. J., 2024
A 2.4GHz Sub-passive RF Down-converter with Trans-frequency Current-reusing scheme achieving Low Flicker Noise and High Linearity.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
A 0.55V 10-Bit 100-MS/s SAR ADC With 3.6-fJ/Conversion-Step in 28nm CMOS for RF Receivers.
IEEE Trans. Circuits Syst. II Express Briefs, June, 2023
An Ultra-Low-Voltage 2.4-GHz Flicker-Noise-Free RF Receiver Front End Based on Switched-Capacitor Hybrid TIA With 4.5-dB NF and 11.5-dBm OIP3.
IEEE J. Solid State Circuits, 2023
2022
IEEE Trans. Mol. Biol. Multi Scale Commun., 2022
2019
IEEE Trans. Circuits Syst. II Express Briefs, 2019
A 2.4 GHz 2.2 mW current reusing passive mixer with gm-boosted common-gate TIA in 180 nm CMOS.
IEICE Electron. Express, 2019
2018
IEEE Trans. Circuits Syst. II Express Briefs, 2018
A wide tuning range Gm-C complex filter with master-slave automatic frequency tuning based switched-capacitor.
Microelectron. J., 2018
A 0.6 V temperature-stable CMOS voltage reference circuit with sub-threshold voltage compensation technique.
IEICE Electron. Express, 2018
2017
A 1.2-V Self-Reconfigurable Recursive Mixer With Improved IF Linearity in 130-nm CMOS.
IEEE Trans. Circuits Syst. II Express Briefs, 2017
A 35-dBm OIP3 CMOS Constant Bandwidth PGA With Extended Input Range and Improved Common-Mode Rejection.
IEEE Trans. Circuits Syst. II Express Briefs, 2017
J. Circuits Syst. Comput., 2017
2015
A 2.4-GHz All-Digital PLL With a 1-ps Resolution 0.9-mW Edge-Interchanging-Based Stochastic TDC.
IEEE Trans. Circuits Syst. II Express Briefs, 2015
J. Circuits Syst. Comput., 2015
Creation of a free, Internet-accessible database: the Multiple Target Ligand Database.
J. Cheminformatics, 2015
IEICE Electron. Express, 2015
2014
IEEE Trans. Circuits Syst. II Express Briefs, 2014
A tunable Gm-C polyphase filter with high linearity and automatic frequency calibration.
IEICE Electron. Express, 2014
2013
IEEE Trans. Circuits Syst. I Regul. Pap., 2013
IEICE Electron. Express, 2013
2012
Digital Background Calibration Techniques for Pipelined ADC Based on Comparator Dithering.
IEEE Trans. Circuits Syst. II Express Briefs, 2012
A 1.5-V Current Mirror Double-Balanced Mixer With 10-dBm IIP3 and 9.5-dB Conversion Gain.
IEEE Trans. Circuits Syst. II Express Briefs, 2012