Christian Dufaza

According to our database1, Christian Dufaza authored at least 20 papers between 1992 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Configurable Operational Amplifier Architectures Based on Oxide Resistive RAMs.
J. Circuits Syst. Comput., 2019

2018
A configurable operational amplifier based on oxide resistive RAMs.
Proceedings of the 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era, 2018

2013
Low-noise CMOS analog-to-digital interface for MEMS resistive microphone.
Proceedings of the 20th IEEE International Conference on Electronics, 2013

2011
A partial tree vector quantizer dynamic element matching technique for audio Δ-Σ converters.
Proceedings of the 2011 IEEE Custom Integrated Circuits Conference, 2011

2007
Signoff power methodology for contactless smartcards.
Proceedings of the 2007 International Symposium on Low Power Electronics and Design, 2007

2006
Methodology for Dynamic Power Verification of Contactless Smartcards.
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2006

2002
Test Structure for IC(VBE) Parameter Determination of Low Voltage Applications.
Proceedings of the 2002 Design, 2002

1999
Multiple Paths Sensitization of Digital Oscillation Built-In Self Test.
Proceedings of the IEEE International Conference On Computer Design, 1999

1998
Theoretical properties of LFSRs for built-in self test.
Integr., 1998

Digital oscillation-test method for delay and stuck-at fault testing of digital circuits.
Proceedings of the Proceedings IEEE International Test Conference 1998, 1998

1997
Test Synthesis for DC Test and Maximal Diagnosis of Switched-Capacitor Circuits.
Proceedings of the 15th IEEE VLSI Test Symposium (VTS'97), 1997

Test synthesis for DC test of switched-capacitors circuits.
Proceedings of the European Design and Test Conference, 1997

On the generation of pseudo-deterministic two-patterns test sequence with LFSRs.
Proceedings of the European Design and Test Conference, 1997

1996
A BIST-DFT technique for DC test of analog modules.
J. Electron. Test., 1996

Design and experimental results of a built-in voltage sensor for mixed signal testing.
Proceedings of Third International Conference on Electronics, Circuits, and Systems, 1996

1995
BIST hardware generator for mixed test scheme.
Proceedings of the 1995 European Design and Test Conference, 1995

Tolerance DC bands of CMOS operational amplifier.
Proceedings of the 4th Asian Test Symposium (ATS '95), 1995

1993
LFSROM an algorithm for automatic design synthesis of hardware test pattern generator.
Proceedings of the 11th IEEE VLSI Test Symposium (VTS'93), 1993

1992
BIST linear generator based on complemented outputs.
Proceedings of the 10th IEEE VLSI Test Symposium (VTS'92), 1992

Quasi-Linear FSMS and their Application to the Generation of Deterministic and Pseudo-random Test Vectors.
Proceedings of the Fifth International Conference on VLSI Design, 1992


  Loading...