Clay Hughes

Orcid: 0000-0002-9071-2487

According to our database1, Clay Hughes authored at least 22 papers between 2008 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Evaluation of HPC Workloads Running on Open-Source RISC-V Hardware.
Proceedings of the High Performance Computing, 2023

ERAS: A Flexible and Scalable Framework for Seamless Integration of RTL Models with Structural Simulation Toolkit.
Proceedings of the IEEE International Symposium on Workload Characterization, 2023

2022
FAT-PIM: Low-Cost Error Detection for Processing-In-Memory.
CoRR, 2022

"Smarter" NICs for faster molecular dynamics: a case study.
Proceedings of the 2022 IEEE International Parallel and Distributed Processing Symposium, 2022

Minerva: Rethinking Secure Architectures for the Era of Fabric-Attached Memory Architectures.
Proceedings of the 2022 IEEE International Parallel and Distributed Processing Symposium, 2022

ATHENA: Enabling Codesign for Next-Generation AI/ML Architectures.
Proceedings of the IEEE International Conference on Rebooting Computing, 2022

2021
DeACT: Architecture-Aware Virtual Memory Support for Fabric Attached Memory Systems.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2021

Stealth-Persist: Architectural Support for Persistent Applications in Hybrid Memory Systems.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2021

2020
PreFAM: Understanding the Impact of Prefetching in Fabric-Attached Memory Architectures.
Proceedings of the MEMSYS 2020: The International Symposium on Memory Systems, 2020

2019
Page migration support for disaggregated non-volatile memories.
Proceedings of the International Symposium on Memory Systems, 2019

Investigating Fairness in Disaggregated Non-Volatile Memories.
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019

Evaluating the Marvell ThunderX2 Server Processor for HPC Workloads.
Proceedings of the 17th International Conference on High Performance Computing & Simulation, 2019

2018
Exploring Allocation Policies in Disaggregated Non-Volatile Memories.
Proceedings of the Workshop on Memory Centric High Performance Computing, 2018

Osiris: A Low-Cost Mechanism to Enable Restoration of Secure Non-Volatile Memories.
Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, 2018

Evaluating the Intel Skylake Xeon Processor for HPC Workloads.
Proceedings of the 2018 International Conference on High Performance Computing & Simulation, 2018

2017
Performance analysis for using non-volatile memory DIMMs: opportunities and challenges.
Proceedings of the International Symposium on Memory Systems, 2017

2012
Real-time hardware design for improving laser detection and ranging accuracy.
Proceedings of the Conference Record of the Forty Sixth Asilomar Conference on Signals, 2012

2011
Optimizing throughput/power trade-offs in hardware transactional memory using DVFS and intelligent scheduling.
Proceedings of the 25th International Conference on Supercomputing, 2011, Tucson, AZ, USA, May 31, 2011

2009
TransPlant: A parameterized methodology for generating transactional memory workloads.
Proceedings of the 17th Annual Meeting of the IEEE/ACM International Symposium on Modelling, 2009

On the (dis)similarity of transactional memory workloads.
Proceedings of the 2009 IEEE International Symposium on Workload Characterization, 2009

TransMetric: architecture independent workload characterization for transactional memory benchmarks.
Proceedings of the 23rd international conference on Supercomputing, 2009

2008
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis.
Proceedings of the 4th International Symposium on Workload Characterization (IISWC 2008), 2008


  Loading...