Fanny Spagnolo

Orcid: 0000-0002-2197-4563

According to our database1, Fanny Spagnolo authored at least 29 papers between 2018 and 2023.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2023
Unlocking Efficiency in BNNs: Global by Local Thresholding for Analog-Based HW Accelerators.
IEEE J. Emerg. Sel. Topics Circuits Syst., December, 2023

Design of Leading Zero Counters on FPGAs.
IEEE Embed. Syst. Lett., September, 2023

HW/SW Codesign for Approximation-Aware Binary Neural Networks.
IEEE J. Emerg. Sel. Topics Circuits Syst., March, 2023

A High-Speed FPGA-Based True Random Number Generator Using Metastability With Clock Managers.
IEEE Trans. Circuits Syst. II Express Briefs, February, 2023

Design of Approximate Bilateral Filters for Image Denoising on FPGAs.
IEEE Access, 2023

2022
Aggressive Approximation of the SoftMax Function for Power-Efficient Hardware Implementations.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Multibit Full Comparator Logic in Quantum-Dot Cellular Automata.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Robust and High-Performance Machine Vision System for Automatic Quality Inspection in Assembly Processes.
Sensors, 2022

Approximate Down-Sampling Strategy for Power-Constrained Intelligent Systems.
IEEE Access, 2022

Hardware-Oriented Multi-Exposure Fusion Approach for Real-Time Video Processing on FPGA.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022

Heterogeneous FPGA-based System for Real-Time Drowsiness Detection.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022

Runtime Reconfigurable Hardware Accelerator for Energy-Efficient Transposed Convolutions.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022

ERMES: Efficient Racetrack Memory Emulation System based on FPGA.
Proceedings of the 32nd International Conference on Field-Programmable Logic and Applications, 2022

Designing Low-Power and High-Speed FPGA-Based Binary Decision Tree Hardware Accelerators.
AII, 2022

An FPGA-Based Hardware Accelerator for the k-Nearest Neighbor Algorithm Implementation in Wearable Embedded Systems.
AII, 2022

2021
Accuracy Improved Low-Energy Multi-Bit Approximate Adders in QCA.
IEEE Trans. Circuits Syst. II Express Briefs, 2021

Design of Flexible Hardware Accelerators for Image Convolutions and Transposed Convolutions.
J. Imaging, 2021

2020
Stereo vision architecture for heterogeneous systems-on-chip.
J. Real Time Image Process., 2020

Efficient Deconvolution Architecture for Heterogeneous Systems-on-Chip.
J. Imaging, 2020

Design of a real-time face detection architecture for heterogeneous systems-on-chips.
Integr., 2020

Parallel architecture of power-of-two multipliers for FPGAs.
IET Circuits Devices Syst., 2020

Reconfigurable Convolution Architecture for Heterogeneous Systems-on-Chip.
Proceedings of the 9th Mediterranean Conference on Embedded Computing, 2020

A High-Performance and Power-Efficient SIMD Convolution Engine for FPGAs.
Proceedings of the 27th IEEE International Conference on Electronics, Circuits and Systems, 2020

An Efficient Convolution Engine based on the À-trous Spatial Pyramid Pooling.
Proceedings of the 31st IEEE International Conference on Application-specific Systems, 2020

2019
An Efficient Hardware-Oriented Single-Pass Approach for Connected Component Analysis.
Sensors, 2019

Efficient Architecture for Integral Image Computation on Heterogeneous FPGAs.
Proceedings of the 15th Conference on Ph.D. Research in Microelectronics and Electronics, 2019

2018
Design of Real-Time FPGA-based Embedded System for Stereo Vision.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018

Designing Fast Convolutional Engines for Deep Learning Applications.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

Connected Component Analysis for Traffic Sign Recognition Embedded Processing Systems.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018


  Loading...