Hana Krichene

Orcid: 0000-0003-2599-7217

According to our database1, Hana Krichene authored at least 12 papers between 2012 and 2026.

Collaborative distances:

Timeline

Legend:

Book  In proceedings  Article  PhD thesis  Dataset  Other 

Links

On csauthors.net:

Bibliography

2026
Multi-Partner Project: Efficient Deep Learning Platforms for Next-Generation Embedded Edge-AI Systems.
Proceedings of the Design, Automation & Test in Europe Conference, 2026

C3M-ViT: A Configurable Matrix Multiplication Module for Energy-Efficient Vision Transformer Accelerator.
Proceedings of the Design and Architecture for Signal and Image Processing, 2026

2025
Efficient FPGA Implementation of ViT Non-linear Functions.
Proceedings of the Design and Architecture for Signal and Image Processing, 2025

HT-NoC: Reconfigurable High Throughput Network-on-Chip for AI Dataflow Accelerators.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2025

2024
A dataflow architecture with distributed control for DNN acceleration.
Proceedings of the 13th Mediterranean Conference on Embedded Computing, 2024

2023
AINoC: New Interconnect for Future Deep Neural Network Accelerators.
Proceedings of the Design and Architecture for Signal and Image Processing, 2023

2021
Analysis of on-chip communication properties in accelerator architectures for deep neural networks.
Proceedings of the NOCS '21: International Symposium on Networks-on-Chip, 2021

DSM: Data Sharing Management system for in-vehicle communication.
Proceedings of the IEEE Symposium on Computers and Communications, 2021

2019
SCAC: Weakly-coupled execution model for massively parallel systems.
Microprocess. Microsystems, 2019

2016
SCAC-Net: Reconfigurable Interconnection Network in SCAC Massively Parallel SoC.
Proceedings of the 24th Euromicro International Conference on Parallel, 2016

2013
Master-Slave Control Structure for Massively Parallel System on Chip.
Proceedings of the 2013 Euromicro Conference on Digital System Design, 2013

2012
Broadcast with mask on a massively parallel processing on a chip.
Proceedings of the 2012 International Conference on High Performance Computing & Simulation, 2012


  Loading...