Hitoshi Kitazawa

According to our database1, Hitoshi Kitazawa authored at least 39 papers between 1982 and 2017.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2017
A Theoretical Framework for Estimating False Acceptance Rate of PRNU-Based Camera Identification.
IEEE Trans. Inf. Forensics Secur., 2017

2016
A multistage dataflow implementation of a Deep Convolutional Neural Network based on FPGA for high-speed object recognition.
Proceedings of the 2016 IEEE Southwest Symposium on Image Analysis and Interpretation, 2016

2015
Robust Moving Object Extraction and Tracking Method Based on Matching Position Constraints.
IEICE Trans. Inf. Syst., 2015

An FPGA implementation of 3D numerical simulations on a 2D SIMD array processor.
Proceedings of the 2015 IEEE International Symposium on Circuits and Systems, 2015

An FPGA Implementation of Multi-stream Tracking Hardware using 2D SIMD Array (Abstract Only).
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015

An FPGA-Based Accelerator for the 2D Implicit FDM and Its Application to Heat Conduction Simulations (Abstract Only).
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015

2014
FPGA Implementation of Exclusive Block Matching for Robust Moving Object Extraction and Tracking.
IEICE Trans. Inf. Syst., 2014

Sunshine-Change-Tolerant Moving Object Masking for Realizing both Privacy Protection and Video Surveillance.
IEICE Trans. Inf. Syst., 2014

An FPGA Implementation of the Two-Dimensional FDTD Method and Its Performance Comparison with GPGPU.
IEICE Trans. Electron., 2014

Patrol course planning and battery station placement for mobile surveillance cameras.
Proceedings of the IEEE International Conference on Multimedia and Expo, 2014

2013
Robust Digital Camera Identification Based on Pairwise Magnitude Relations of Clustered Sensor Pattern Noise.
IEEE Trans. Inf. Forensics Secur., 2013

Extraction and Tracking Moving Objects in Detail Considering Visual Feature Constraint and Structure Constraint.
IEICE Trans. Inf. Syst., 2013

Collaborative patrol planning of mobile surveillance cameras for perfect observation of moving objects.
Proceedings of the 2013 IEEE International Conference on Multimedia and Expo, 2013

2012
Generation of an Optimum Patrol Course for Mobile Surveillance Camera.
IEEE Trans. Circuits Syst. Video Technol., 2012

Template Matching Method Based on Visual Feature Constraint and Structure Constraint.
IEICE Trans. Inf. Syst., 2012

2011
Digital camera identification based on the clustered pattern noise of image sensors.
Proceedings of the 2011 IEEE International Conference on Multimedia and Expo, 2011

Enhanced patrol course planning method for multiple mobile surveillance cameras.
Proceedings of the 2011 Fifth ACM/IEEE International Conference on Distributed Smart Cameras, 2011

2010
Exclusive Block Matching for Moving Object Extraction and Tracking.
IEICE Trans. Inf. Syst., 2010

Travelling route of mobile surveillance camera.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

Motion estimation based on iterative color matching and structure matching.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010

2009
Privacy Protection by Masking Moving Objects for Security Cameras.
IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 2009

A New Method for Moving Object Extraction and Tracking Based on the Exclusive Block Matching.
Proceedings of the Advances in Image and Video Technology, Third Pacific Rim Symposium, 2009

An improved camera identification method based on the texture complexity and the image restoration.
Proceedings of the 2009 International Conference on Hybrid Information Technology, 2009

2008
Optimum camera placement considering camera specification for security monitoring.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2008), 2008

A vision sensor with background subtraction processor using mixed analog-digital architecture.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2008

2006
A new concept of real-time security camera monitoring with privacy protection by masking moving objects.
Proceedings of the Real-Time Image Processing 2006, San Jose, CA, USA, January 15, 2006, 2006

2005
A New Concept of Security Camera Monitoring with Privacy Protection by Masking Moving Objects.
Proceedings of the Advances in Multimedia Information Processing, 2005

2002
Representation of Pseudo Inter-reflection and Transparency by Considering Characteristics of Human Vision.
Comput. Graph. Forum, 2002

Hexagonal Image Representation for 3-D Photorealistic Reconstruction.
Proceedings of the 16th International Conference on Pattern Recognition, 2002

2000
Optimizing Network 3D Data Transmissions for Interactive Applications.
Proceedings of the 8th Pacific Conference on Computer Graphics and Applications, 2000

1997
An Efficient Paired-net Routing Algorithm for High-speed Bipolar LSIs.
Proceedings of the 7th Great Lakes Symposium on VLSI (GLS-VLSI '97), 1997

1995
Post-layout optimization of power and timing for ECL LSIs.
Proceedings of the 1995 European Design and Test Conference, 1995

1994
A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's.
Proceedings of the 31st Conference on Design Automation, 1994

1990
A Routing System for Mixed A/D Standard Cell LSIs.
Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, 1990

1987
A Parallel Adaptable Routing Algorithm and its Implementation on a Two-Dimensional Array Processor.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1987

Top-Down Layout for Hierarchical Custom Design.
IEEE Des. Test, 1987

1985
CHAMP: Chip Floor Plan for Hierarchical VLSI Layout Design.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1985

An Integrated Design Automation System for VLSI Circuits.
IEEE Des. Test, 1985

1982
Hierarchical top-down layout design method for VLSI chip.
Proceedings of the 19th Design Automation Conference, 1982


  Loading...