Hyunmin Jeong

Orcid: 0000-0001-7824-0993

According to our database1, Hyunmin Jeong authored at least 6 papers between 2021 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis.
ACM Trans. Reconfigurable Technol. Syst., September, 2023

2022
ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation.
Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2022

ScaleHLS: a scalable high-level synthesis framework with multi-level transformations and optimizations: invited.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

2021
PyLog: An Algorithm-Centric Python-Based FPGA Programming and Synthesis Flow.
IEEE Trans. Computers, 2021

ScaleHLS: Scalable High-Level Synthesis through MLIR.
CoRR, 2021

TwinDNN: A Tale of Two Deep Neural Networks.
Proceedings of the 29th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2021


  Loading...